Electronic Components Datasheet Search
  English  ▼

X  

CYRF69103 Datasheet(PDF) 27 Page - Cypress Semiconductor

Part # CYRF69103
Description  Programmable Radio on Chip Low Power
PDF  73 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CYRF69103 Datasheet(HTML) 27 Page - Cypress Semiconductor

Back Button CYRF69103 Datasheet HTML 23Page - Cypress Semiconductor CYRF69103 Datasheet HTML 24Page - Cypress Semiconductor CYRF69103 Datasheet HTML 25Page - Cypress Semiconductor CYRF69103 Datasheet HTML 26Page - Cypress Semiconductor CYRF69103 Datasheet HTML 27Page - Cypress Semiconductor CYRF69103 Datasheet HTML 28Page - Cypress Semiconductor CYRF69103 Datasheet HTML 29Page - Cypress Semiconductor CYRF69103 Datasheet HTML 30Page - Cypress Semiconductor CYRF69103 Datasheet HTML 31Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 73 page
background image
CYRF69103
Document #: 001-07611 Rev *B
Page 27 of 73
Figure 12. Sleep Timing
Wakeup Sequence
Once asleep, the only event that can wake the system up is
an interrupt. The global interrupt enable of the CPU flag
register does not need to be set. Any unmasked interrupt will
wake the system up. It is optional for the CPU to actually take
the interrupt after the wakeup sequence. The wakeup
sequence is synchronized to the 32-KHz clock for purposes of
sequencing a startup delay, to allow the Flash memory module
enough time to power up before the CPU asserts the first read
access. Another reason for the delay is to allow the oscillator,
Bandgap, and LVD/POR circuits time to settle before actually
being used in the system. As shown in Figure 13, the wake p
sequence is as follows:
1. The wakeup interrupt occurs and is synchronized by the
negative edge of the 32-KHz clock.
2. At the following positive edge of the 32-KHz clock, the
system-wide PD signal is negated. The Flash memory
module, internal oscillator, EFTB, and bandgap circuit are
all powered up to a normal operating state.
3. At the following positive edge of the 32-KHz clock, the
current values for the precision POR and LVD have settled
and are sampled.
4. At the following negative edge of the 32-KHz clock (after
about 15 µs nominal), the BRQ signal is negated by the
sleep logic circuit. On the following CPUCLK, BRA is
negated by the CPU and instruction execution resumes.
Note that in Figure 13 fixed function blocks, such as Flash,
internal oscillator, EFTB, and bandgap, have about 15 µs
start up. The wakeup times (interrupt to CPU operational)
will range from 75 µs to 105 µs.
Firmware write to SCR
SLEEP bit causes an
immediate BRQ
IOW
SLEEP
BRQ
PD
BRA
CPUCLK
CPU captures
BRQ on next
CPUCLK edge
CPU
responds
with a BRA
On the falling edge of
CPUCLK, PD is asserted.
The 24/48 MHz system clock
is halted; the Flash and
bandgap are powered down
[+] Feedback
[+] Feedback



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com