Electronic Components Datasheet Search
  English  ▼

X  

VNF1248F Datasheet(PDF) 8 Page - STMicroelectronics

Part # VNF1248F
Description  High-side switch controller with intelligent fuse protection for 12 V, 24 V and 48 V automotive applications
PDF  79 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

VNF1248F Datasheet(HTML) 8 Page - STMicroelectronics

Back Button VNF1248F Datasheet HTML 4Page - STMicroelectronics VNF1248F Datasheet HTML 5Page - STMicroelectronics VNF1248F Datasheet HTML 6Page - STMicroelectronics VNF1248F Datasheet HTML 7Page - STMicroelectronics VNF1248F Datasheet HTML 8Page - STMicroelectronics VNF1248F Datasheet HTML 9Page - STMicroelectronics VNF1248F Datasheet HTML 10Page - STMicroelectronics VNF1248F Datasheet HTML 11Page - STMicroelectronics VNF1248F Datasheet HTML 12Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 79 page
background image
Symbol
Parameter
Test conditions
Min. Typ. Max. Unit
V3V3 external capacitor 1 μF
1. See Table 51. CR#3: control register 3 (read/write); address 03h.
2. Measured in test mode with the charge pump off.
Table 5. SPI logic inputs (CSN, SCK, and SDI) specification
Symbol
Parameter
Test conditions
Min.
Typ.
Max.
Unit
IIL
Low level input current (SCK and SDI)
VIL = 1.5 V
1.7
-
4
µA
Low level input current (CSN)
-2.9
-
-2
µA
IIH
High level input current (SCK and SDI)
VIH = 2.1 V
-13
-
-3
µA
High level input current (CSN)
-18
-
-10
µA
VIL
Low level input voltage
-
-
1.5
V
VIH
High level input voltage
2.1
-
-
V
VI_HYST
Input hysteresis voltage
-
0.4
-
V
Table 6. SPI logic output (SDO) specification
Symbol
Parameter
Test conditions
Min.
Typ.
Max.
Unit
VOL
Low level output voltage
-
-
0.3 * VSPI
V
VOH
High level output voltage
0.7 * VSPI
-
-
V
ISDO_Ilow
Low level output current
VSDO = 1 V, VSPI = 5 V
45
-
96
mA
ISDO_Ihigh
High level output current
VSDO = 4 V, VSPI = 5 V
15
-
32
mA
ILO
Output leakage current
-1
-
1
µA
Table 7. SPI timing specification
Symbol
Parameter
Test conditions
Min. Typ. Max. Unit
fSCK
SPI clock frequency
-
-
8
MHz
tHSCK
SCK high time
55
-
-
ns
tLSCK
SCK low time
55
-
-
ns
tHCSN
CSN high time
1
-
-
μs
tSCSN
CSN setup time–CSN low before SCK rising edge
100
-
-
ns
tSSCK
SCK setup time–SCK low before CSN rising edge
100
-
-
ns
tSSDI
SDI setup time before SCK rising edge
25
-
-
ns
tHSDI
SDI hold time
20
-
-
ns
tCSNQV
CSN falling edge until SDO valid
-
-
70
ns
tCSNQT
CSN rising edge until SDO tristate
-
220
-
ns
tSCKQV
SCK falling edge until SDO valid
-
-
50
ns
tRSDO
SDO rise time
-
-
25
ns
tFSDO
SDO fall time
-
-
25
ns
tWHCH
CSN low timeout
-10%
50
+10%
ms
tWDTB
Watchdog toggle bit timeout
WD_TIME
configuration:
00
-10%
50
+10%
ms
01
100
VNF1248F
Electrical specification
DS14109 - Rev 7
page 8/79



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com