TAS2120 datasheet(45/113 Pages) TI2

45 / 113 page

Table 6-41. Supported SBCLK Frequencies (MHz) (48 kHz based sample rates) (continued)

Sample

Rate (kHz)

SBCLK to FSYNC Ratio

128

192

256

384

512

125

250

500

192 kHz

3.027

4.608

6.144

9.216

12.288 18.432 24.576

6.4.9.1 Auto clock based wakeup and clock errors

TAS2120 supports flexible operating mode transition from active to shutdown and vice-verse using ASI clock

auto detection feature. When MODE[1:0] is configured as '11' the device toggles between Active and Software

shutdown state based on valid ASI clock signals applied on the ASI input pins, ie BCLK and FSYNC. If no ASI

clocks are detected in this mode, the device remains in software shutdown, with software shutdown mode IQ

on VDD pin, until a valid BCLK and FSYNC clock is detected. Once a valid clock is detected, the device is

powered up in active state until the clocks are valid or device is shutdown using software or hardware shutdown

commands.

The device can detect and raise interrupt flags on detection of incorrect clock configurations based on status of

CLK_ERR_PWR_EN. When this bit is set high, the device monitors for activity on the clock pins and flags any

error using the latched interrupts status register. The device can also raise interrupts using IRQZ pin based on

status of the corresponding interrupt MASK registers. When the error protection bit is enabled, if a clock error is

detected, the device will automatically shutdown with proper shutdown sequencing and minimize any clicks and

pops due to invalid clocks.

When the device is in shutdown state, the clock error detection can be delayed to provide system with time

required to settle the input clocks. This power up delay in clock error detection is controlled using an internal

pre-power up clock error detection timer configured by CLK_HALT_TIMER. If device doesn't detect a valid clock

at the end of the CLK_HALT_TIMER expiry, the Pre-Power-up Clock error is flagged on INT_LTCH4[2] bit, and

corresponding interrupt can be generated on IRQZ pin based on status of INT_MASK4[2] bit. When MODE[1:0]

is configured as '11' (Wake-up on ASI mode), CLK_HALT_TIMER of '000' is not recommended and it stops the

device from entering the software shutdown and increases the VDD IQ while the device is shutdown.

Once the device is powered up, the external and internally generated clocks are constantly monitored based on

status of CLK_ERR_PWR_EN bit. If enabled, any error in external or internal clock is flagged using the clock

error status register INT_LTCH2[3] bit, and corresponding interrupt can be generated on IRQZ pin based on

status of INT_MASK2[3].

For system flexibility, the device will also set the error status for the type of detected clock error. The device

can also be configured to raise an interrupt on IRQZ pin for any specific type of clock error, instead of using

the generic clock error interrupt generation. Table 6-44 below explains the different type of clock errors and

corresponding status bits and interrupt MASK register bits. One or more register bits in the table below can be

set based on the type of clock error detected.

If the device shuts down due to any type of clock error, it can attempt to re-power itself automatically when

MODE[1:0] is set to '11'.

Table 6-42. Clock Error detection control

CLK_ERR_PWR_EN

Setting

Disabled

Enabled (default)

Table 6-43. Clock Halt Timer

CLK_HALT_TIMER[2:0]

Setting

000

Disabled (infinite time).

001

0.8 ms (default)

010

3.2 ms

011

34.1 ms

100

68.3 ms

www.ti.com

TAS2120

SLASFC6A – AUGUST 2024 – REVISED AUGUST 2025

Submit Document Feedback

Product Folder Links: TAS2120

TAS2120 Datasheet(PDF) 45 Page - Texas Instruments

TAS2120 Datasheet(HTML) 45 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL