Electronic Components Datasheet Search
  English  ▼

X  

TAS2120 Datasheet(PDF) 63 Page - Texas Instruments

Part # TAS2120
Description  TAS2120 8.2W Mono Digital Input Class-D Speaker Amp with Integrated 14.75V Class- H Boost
PDF  113 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

TAS2120 Datasheet(HTML) 63 Page - Texas Instruments

Back Button TAS2120 Datasheet HTML 59Page - Texas Instruments TAS2120 Datasheet HTML 60Page - Texas Instruments TAS2120 Datasheet HTML 61Page - Texas Instruments TAS2120 Datasheet HTML 62Page - Texas Instruments TAS2120 Datasheet HTML 63Page - Texas Instruments TAS2120 Datasheet HTML 64Page - Texas Instruments TAS2120 Datasheet HTML 65Page - Texas Instruments TAS2120 Datasheet HTML 66Page - Texas Instruments TAS2120 Datasheet HTML 67Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 63 / 113 page
background image
Table 7-31. SAR_MONITOR_02 Register Field Descriptions (continued)
Bit
Field
Type
Reset
Description
3-0
RESERVED
R
0h
Reserved
7.1.31 SAR_MONITOR_03 Register (Address = 28h) [Reset = 00h]
Return to the Summary Table.
This register provides sensed VBAT Voltage.
Table 7-32. SAR_MONITOR_03 Register Field Descriptions
Bit
Field
Type
Reset
Description
7-0
PVDD_CNV_MSB[7:0]
R
0h
Returns the SAR ADC PVDD monitored voltage MSBs.
7.1.32 SAR_MONITOR_04 Register (Address = 29h) [Reset = 00h]
Return to the Summary Table.
This register provides sensed VBAT Voltage.
Table 7-33. SAR_MONITOR_04 Register Field Descriptions
Bit
Field
Type
Reset
Description
7-4
PVDD_CNV_LSB[3:0]
R
0h
Returns the SAR ADC PVDD monitored voltage LSBs.
3-0
RESERVED
R
0h
Reserved
7.1.33 SAR_MONITOR_06 Register (Address = 2Ah) [Reset = 00h]
Return to the Summary Table.
This register provides sensed temperature.
Table 7-34. SAR_MONITOR_06 Register Field Descriptions
Bit
Field
Type
Reset
Description
7-0
TMP_CNV[7:0]
R
0h
Returns the SAR ADC Temperature monitored data.
7.1.34 CLASSD_CFG_01 Register (Address = 31h) [Reset = 04h]
Return to the Summary Table.
This register configures the class-D amplifier.
Table 7-35. CLASSD_CFG_01 Register Field Descriptions
Bit
Field
Type
Reset
Description
7-6
RESERVED
R/W
0h
Reserved
5-4
CLASSD_OUTPUT_EDG
ERATE_CTRL[1:0]
R/W
0h
Edgerate programmability control.
0h = Class-D output edge rate of approximately 0.5 V/ns
1h = Class-D output edge rate of approximately 1 V/ns
2h = Reserved
3h = Class-D output edge rate of approximately 2 V/ns
3
CLASSD_HIZ_MODE
R/W
0h
Amp output state in Noise gate mode (0 = Not Hi-Z, 1 = Hi-Z)
0h = Disabled
1h = Enabled
2
RESERVED
R/W
1h
Reserved
1-0
RESERVED
R
0h
Reserved
www.ti.com
TAS2120
SLASFC6A – AUGUST 2024 – REVISED AUGUST 2025
Copyright © 2025 Texas Instruments Incorporated
Submit Document Feedback
63
Product Folder Links: TAS2120



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com