Electronic Components Datasheet Search
  English  ▼

X  

TAS2120 Datasheet(PDF) 57 Page - Texas Instruments

Part # TAS2120
Description  TAS2120 8.2W Mono Digital Input Class-D Speaker Amp with Integrated 14.75V Class- H Boost
PDF  113 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

TAS2120 Datasheet(HTML) 57 Page - Texas Instruments

Back Button TAS2120 Datasheet HTML 53Page - Texas Instruments TAS2120 Datasheet HTML 54Page - Texas Instruments TAS2120 Datasheet HTML 55Page - Texas Instruments TAS2120 Datasheet HTML 56Page - Texas Instruments TAS2120 Datasheet HTML 57Page - Texas Instruments TAS2120 Datasheet HTML 58Page - Texas Instruments TAS2120 Datasheet HTML 59Page - Texas Instruments TAS2120 Datasheet HTML 60Page - Texas Instruments TAS2120 Datasheet HTML 61Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 57 / 113 page
background image
This register configures device TDM modes.
Table 7-15. TDM_CFG9 Register Field Descriptions
Bit
Field
Type
Reset
Description
7
RESERVED
R
0h
Reserved
6
TEMP_TX
R/W
0h
TDM TX temp sensor transmit enable.
0h = Disabled
1h = Enabled
5-0
TEMP_SLOT[5:0]
R/W
5h
TDM TX temp sensor time slot.
7.1.15 TDM_CFG10 Register (Address = 11h) [Reset = 07h]
Return to the Summary Table.
This register configures device TDM modes
Table 7-16. TDM_CFG10 Register Field Descriptions
Bit
Field
Type
Reset
Description
7
RESERVED
R
0h
Reserved
6
STATUS_TX
R/W
0h
TDM TX status bits transmit enable.
0h = Disabled
1h = Enabled
5-0
STATUS_SLOT[5:0]
R/W
7h
TDM TX status bits time slot.
7.1.16 TDM_CFG11 Register (Address = 12h) [Reset = 06h]
Return to the Summary Table.
This register configures device TDM modes.
Table 7-17. TDM_CFG11 Register Field Descriptions
Bit
Field
Type
Reset
Description
7
PVDD_SLEN
R/W
0h
TDM TX PVDD time slot length.
0h = Truncate to 8-bits
1h = Left justify to 16-bits
6
PVDD_TX
R/W
0h
TDM TX PVDD transmit enable.
0h = Disabled
1h = Enabled
5-0
PVDD_SLOT[5:0]
R/W
6h
TDM TX PVDD time slot.
7.1.17 TDM_CFG12 Register (Address = 13h) [Reset = 12h]
Return to the Summary Table.
This register configures device TDM modes.
Table 7-18. TDM_CFG12 Register Field Descriptions
Bit
Field
Type
Reset
Description
7
AUDIO_SLEN
R/W
0h
TDM audio slot length
0h = 16-bits
1h = 24-bits
6
AUDIO_TX
R/W
0h
TDM audio output transmit is
0h = Disabled
1h = Enabled
5-0
AUDIO_SLOT[5:0]
R/W
12h
TDM TX status time slot.
www.ti.com
TAS2120
SLASFC6A – AUGUST 2024 – REVISED AUGUST 2025
Copyright © 2025 Texas Instruments Incorporated
Submit Document Feedback
57
Product Folder Links: TAS2120



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com