Electronic Components Datasheet Search
  English  ▼

X  

MP3924 Datasheet(PDF) 33 Page - Monolithic Power Systems

Part # MP3924
Description  Quad-Port, IEEE 802.3af/at PSE Controller for Power over Ethernet
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MPS [Monolithic Power Systems]
Direct Link  http://www.monolithicpower.com
Logo MPS - Monolithic Power Systems

MP3924 Datasheet(HTML) 33 Page - Monolithic Power Systems

Back Button MP3924 Datasheet HTML 29Page - Monolithic Power Systems MP3924 Datasheet HTML 30Page - Monolithic Power Systems MP3924 Datasheet HTML 31Page - Monolithic Power Systems MP3924 Datasheet HTML 32Page - Monolithic Power Systems MP3924 Datasheet HTML 33Page - Monolithic Power Systems MP3924 Datasheet HTML 34Page - Monolithic Power Systems MP3924 Datasheet HTML 35Page - Monolithic Power Systems MP3924 Datasheet HTML 36Page - Monolithic Power Systems MP3924 Datasheet HTML 37Page - Monolithic Power Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 56 page
background image
MP3924
– QUAD-PORT IEEE 802.3AF/AT PSE CONTROLLER
MP3924 Rev. 1.0
MonolithicPower.com
33
7/16/2021
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2021 MPS. All Rights Reserved.
D[0]
PEC_M
0
Masks the interrupt signal for power enable status change interrupt. Set this bit to 0
to disable the interrupt function.
Write 1 to enable the interrupt function; write 0 to disable the interrupt function.
“A” is “1” if the AUTO
pin is set high during start-
up or a reset. “A” is “0” if the AUTO pin is set low.
These bits only disable the response from the INT1 and INT2 pins. The corresponding interrupt bit
always changes. The device cannot mask certain interruptions during start-up or a reset event,
including VIN under-voltage lockout (UVLO) and VCC UVLO.
INTERRUPT PRIORITY (02h)
Read/write
Bits
Bit Name
Default Value
Description
D[7]
VINF_P
1
Selects if the INT2 pin responds to a VIN power failure interrupt signal.
D[6]
STF_P
0
Selects if the INT2 pin responds to a start-up failure interrupt signal.
D[5]
OCP_P
1
Selects if the INT2 pin responds to an over-current (OC) interrupt signal.
D[4]
CLSC_P
0
Selects if the INT2 pin responds to a classification completion interrupt signal.
D[3]
DETC_P
0
Selects if the INT2 pin responds to a detection completion interrupt signal.
D[2]
DCDIS_P
0
Selects if the INT2 pin responds to a DC load disconnect interrupt signal.
D[1]
PGC_P
0
Selects if the INT2 pin responds to a power good (PG) status change interrupt
signal.
D[0]
PEC_P
0
Selects if the INT2 pin responds to a power enable status change interrupt signal.
If a bit is set to 1, the INT2 pin pulls low in response to the corresponding interrupt signal. The INT1 pin
responds to all interrupt sources, as long as they are not masked. INT2 only responds to the interrupt
sources that are not masked.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com