| Electronic Components Datasheet Search |
|
MP3924 Datasheet(PDF) 45 Page - Monolithic Power Systems |
|
|
|||||||||||||||||||||||||||||
MP3924 Datasheet(HTML) 45 Page - Monolithic Power Systems |
|
45 / 56 page ![]() MP3924 – QUAD-PORT IEEE 802.3AF/AT PSE CONTROLLER MP3924 Rev. 1.0 MonolithicPower.com 45 7/16/2021 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2021 MPS. All Rights Reserved. CURRENT_LIMIT_STATUS (2Fh and 30h) (2Fh) Read-only (30h) Read and clear Bits Bit Name Default Value Description D[7:4] RESERVED - Reserved. D[3] OLIM4 0 Indicates whether a hardware current limit has been triggered on the ports. These bits are set to 1 if a current limit is triggered on a corresponding port. D[2] OLIM3 0 D[1] OLIM2 0 D[0] OLIM1 0 DISCONNECT_STATUS (31h and 32h) (31h) Read-only (32h) Read and clear Bits Bit Name Default Value Description D[7:5] RESERVED - Reserved. D[3] DCDIS4 0 Indicates whether a disconnected DC load event has occurred on the ports. These bits are set to 1 if a disconnected DC load event occurs on the corresponding port. D[2] DCDIS3 0 D[1] DCDIS2 0 D[0] DCDIS1 0 WATCHDOG_STATUS (33h) Read-only Bits Bit Name Default Value Description D[7:1] RESERVED - Reserved. D[0] WDS 0 Indicates the watchdog status. This bit is set to 0 if the watchdog times out without an active CLK signal. PIN_STATUS (34h) Read-only Bits Bit Name Default Value Description D[7:5] RESERVED - Reserved. D[4] AUTO A Returns the AUTO pin ’s status during start-up. “A” is “1” if the AUTO pin is set high during start- up or a reset. “A” is “0” if the AUTO pin is set low. This bit is set to 1 if the AUTO pin is pulled high. D[3] A4A3 D Returns the A3~A0 pin s’ statuses during start-up. “D” is “1” if the corresponding pin is set high during start- up or a reset. “D” is “0” if the corresponding pin is set low. These bits are set to 1 if the corresponding pin’s voltage is high. D[2] A3A2 D D[1] A2A1 D D[0] A1A0 D LEGACY_DETECT_RESULT1 (35h) Read-only Bits Bit Name Default Value Description D[7:4] LEGDET2 0000 Returns the legacy detection results for port 2. 0000: No legacy detection 0001: Valid (5µF < PD input capacitor < 100µF) 0010: Unable to discharge the PD input capacitance to 2.4V 0100: The first measurement exceeds the 18.5V maximum voltage 0101: The second measurement exceeds the 18.5V maximum voltage 0110: The difference between the measured voltages is below 0.5V |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |