Electronic Components Datasheet Search
  English  ▼

X  

SH7021 Datasheet(PDF) 190 Page - Renesas Technology Corp

Part # SH7021
Description  SuperH??RISC engine
PDF  509 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7021 Datasheet(HTML) 190 Page - Renesas Technology Corp

Back Button SH7021 Datasheet HTML 186Page - Renesas Technology Corp SH7021 Datasheet HTML 187Page - Renesas Technology Corp SH7021 Datasheet HTML 188Page - Renesas Technology Corp SH7021 Datasheet HTML 189Page - Renesas Technology Corp SH7021 Datasheet HTML 190Page - Renesas Technology Corp SH7021 Datasheet HTML 191Page - Renesas Technology Corp SH7021 Datasheet HTML 192Page - Renesas Technology Corp SH7021 Datasheet HTML 193Page - Renesas Technology Corp SH7021 Datasheet HTML 194Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 190 / 509 page
background image
RENESAS 173
9.1.4
Register Configuration
Table 9.2 summarizes the DMAC registers. DMAC has a total of 17 registers. Each channel has
four control registers. One other control register is shared by all channels
Table 9.2
DMAC Registers
Chan-
nel
Name
Abbre-
viation
R/W
Initial
Value
Address
Access
Size
0
DMA source address register 0
SAR0*3
R/W
Undefined H'5FFFF40
16, 32
DMA destination address
register 0
DAR0*3
R/W
Undefined H'5FFFF44
16, 32
DMA transfer count register 0
TCR0*3
R/W
Undefined H'5FFFF4A
16, 32
DMA channel control register 0
CHCR0
R/(W)*1 H'0000
H'5FFFF4E
8, 16, 32
1
DMA source address register 1
SAR1*3
R/W
Undefined H'5FFFF50
16, 32
DMA destination address
register 1
DAR1*3
R/W
Undefined H'5FFFF54
16, 32
DMA transfer count register 1
TCR1*3
R/W
Undefined H'5FFFF5A
16, 32
DMA channel control register 1
CHCR1
R/(W)*1 H'0000
H'5FFFF5E
8, 16, 32
2
DMA source address register 2
SAR2*3
R/W
Undefined H'5FFFF60
16, 32
DMA destination address
register 2
DAR2*3
R/W
Undefined H'5FFFF64
16, 32
DMA transfer count register 2
TCR2*3
R/W
Undefined H'5FFFF6A
16, 32
DMA channel control register 2
CHCR2
R/(W)*1 H'0000
H'5FFFF6E
8, 16, 32
3
DMA source address register 3
SAR3*3
R/W
Undefined H'5FFFF70
16, 32
DMA destination address
register 3
DAR3*3
R/W
Undefined H'5FFFF74
16, 32
DMA transfer count register 3
TCR3*3
R/W
Undefined H'5FFFF7A
16, 32
DMA channel control register 3
CHCR3
R/(W)*1 H'0000
H'5FFFF7E
8, 16, 32
Shared
DMA operation register
DMAOR R/(W)*2 H'0000
H'5FFFF48
8, 16, 32
Notes: 1. Write 0 alone in bit 1 of CHCR0–CHCR3 to clear flags.
2. Write 0 alone in bits 1 and 2 of the DMAOR to clear flags.
3. Access SAR0–SAR3, DAR0–DAR3, and TCR0–TCR3 by long word or word. If byte
access is used when writing, the value of the register contents becomes undefined; if
used when reading, the value read is undefined.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com