R8CSLASH15 datasheet(168/277 Pages) RENESAS

168 / 277 page

R8C/14 Group, R8C/15 Group

15. Clock Synchronous Serial I/O with Chip Select (SSU)

Rev.2.10

Jan 19, 2006

Page 156 of 253

REJ09B0164-0210

Figure 15.13

Sample Flowchart for Data Transmit (Clock Synchronous Communication Mode)

Start

Initialization

Read TDRE bit in SSSR register

SSSR register

TEND bit

← 0(1)

End

TDRE=1 ?

Write transmit data to SSTDR register

Data transmit

continued?

Read TEND bit in SSSR register

TEND=1 ?

Yes

Yes (2)

Yes

SSER register

TE bit

← 0

(1)

(2)

(3)

(1) After reading the SSSR register and confirming

that the TDRE bit is set to “1”, write the transmit

data to the SSTDR register. When write the

transmit data to the SSTDR register, the TDRE bit

is automatically set to “0”.

(2) Determine whether data transmit is continued

(3) When the data transmit is completed, the TEND

bit is set to “1”. Set the TEND bit to “0” and the TE

bit to “0” and complete transmit mode.

NOTES:

1. Write “0” after reading “1” to set the TEND bit to “0”.

2. When setting the microcomputer to the slave device, ensure the TEND bit is set to “1” (data transmit ends)

and write the following transmit data to the SSTDR register. When setting the microcomputer to the master

device, continuous transmit is enabled.

R8C/15 Datasheet(PDF) 168 Page - Renesas Technology Corp

R8C/15 Datasheet(HTML) 168 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL