Electronic Components Datasheet Search
  English  ▼

X  

ST7787 Datasheet(PDF) 33 Page - Sitronix Technology Co., Ltd.

Part # ST7787
Description  262K Color Single-Chip TFT Controller/Driver
PDF  217 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SITRONIX [Sitronix Technology Co., Ltd.]
Direct Link  http://www.sitronix.com.tw
Logo SITRONIX - Sitronix Technology Co., Ltd.

ST7787 Datasheet(HTML) 33 Page - Sitronix Technology Co., Ltd.

Back Button ST7787 Datasheet HTML 29Page - Sitronix Technology Co., Ltd. ST7787 Datasheet HTML 30Page - Sitronix Technology Co., Ltd. ST7787 Datasheet HTML 31Page - Sitronix Technology Co., Ltd. ST7787 Datasheet HTML 32Page - Sitronix Technology Co., Ltd. ST7787 Datasheet HTML 33Page - Sitronix Technology Co., Ltd. ST7787 Datasheet HTML 34Page - Sitronix Technology Co., Ltd. ST7787 Datasheet HTML 35Page - Sitronix Technology Co., Ltd. ST7787 Datasheet HTML 36Page - Sitronix Technology Co., Ltd. ST7787 Datasheet HTML 37Page - Sitronix Technology Co., Ltd. Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 217 page
background image
ST7787
V1.7
2008.04.18
33
8.3 Serial interface characteristics (3-line serial)
CSX
VIH
VIL
TCHW
TCSH
TOH
TCSS
SCL
SDA
SDA
(DOUT)
TSCC
TSCYCW/TSCYCR
TACC
VIH
VIL
VIH
VIL
VIH
VIL
VIH
VIL
TSDS
TSDH
TSHW/TSHR
TSLW/TSLR
Fig. 8.3.1 3-line serial interface timing
Signal
Symbol
Parameter
Min
Max
Unit
Description
TCSS
Chip select setup time
60
ns
TCSH
Chip select hold time
60
ns
TSCC
Chip select setup time
20
ns
CSX
TCHW
Chip select setup time
40
ns
TSCYCW
Serial clock cycle (Write)
66
ns
TSHW
SCL “H” pulse width (Write)
20
ns
TSLW
SCL “L” pulse width (Write)
20
ns
TSCYCR
Serial clock cycle (Read)
150
ns
TSHR
SCL “H” pulse width (Read)
60
ns
SCL
TSLR
SCL “L” pulse width (Read)
60
ns
TSDS
Data setup time
10
ns
TSDH
Data hold time
10
ns
TACC
Access time
10
ns
SDA
(DIN)
(DOUT)
TOH
Output disable time
15
ns
For maximum CL=30pF
For minimum CL=8pF
Table 8.3: 3-line Serial Interface Characteristics
Note 1: VDDI=1.65 to 3.3V, VDD=2.45 to 3.3V, AGND=DGND=0V, Ta=-30 to 70℃
Note 2: The rising time and falling time (Tr, Tf) of input signal and fall time are specified at 15 ns or less. Logic high and
low levels are specified as 30% and 70% of VDDI for Input signals.
8.4 Vertical synchronizing signal timing characteristic
Fig. 8.4 Vertical synchronizing signal timing
Signal
Symbol
Parameter
Min
Max
Unit
Description
tVCYC
VSYNC Cycle
1F+2H
-
-
tVLW
VSYNC Pulse L Width
1H
1F-1H
-
VSYNC
tVHW
VSYNC Pulse H Width
3H
-
-Standing up standing fall time of the input signal(tr,tf) is provided for by 15ns or less.
-The signal level is provided for based on 30% and 70% of VDDI-DGND
-This is provided for while external VSYNC is synchronizing.
-F indicates the time of one frame in internal synchronizition.
-H indicates the time in internal synchronizition for one line.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com