Electronic Components Datasheet Search
  English  ▼

X  

DAC3482 Datasheet(PDF) 35 Page - Texas Instruments

Click here to check the latest version.
Part # DAC3482
Description  Dual-Channel, 16-BIT, 1.25 GSPS Digital-to-Analog Converter (DAC)
PDF  79 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

DAC3482 Datasheet(HTML) 35 Page - Texas Instruments

Back Button DAC3482 Datasheet HTML 31Page - Texas Instruments DAC3482 Datasheet HTML 32Page - Texas Instruments DAC3482 Datasheet HTML 33Page - Texas Instruments DAC3482 Datasheet HTML 34Page - Texas Instruments DAC3482 Datasheet HTML 35Page - Texas Instruments DAC3482 Datasheet HTML 36Page - Texas Instruments DAC3482 Datasheet HTML 37Page - Texas Instruments DAC3482 Datasheet HTML 38Page - Texas Instruments DAC3482 Datasheet HTML 39Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 79 page
background image
DAC3482
www.ti.com
SLAS748A
– MARCH 2011 – REVISED JUNE 2011
Register name: config25
– Address: 0x19, Default: 0x0440
Register
Default
Address
Bit
Name
Function
Value
Name
config25
0x19
15:8
pll_m(7:0)
M portion of the M/N divider of the PLL.
00000100
If pll_m
<7> = 0, the M divider value has the range of pll_m<6:0>, spanning from
4 to 127. (i.e. 0, 1, 2, and 3 are not valid.)
If pll_m
<7> = 1, the M divider value has the range of 2 × pll_m<6:0>, spanning
from 8 to 254. (i.e. 0, 2, 4, and 6 are not valid. M divider has even values only.)
7:4
pll_n(3:0)
N portion of the M/N divider of the PLL.
0100
MM 0000: 1
MM 0001: 2
MM 0010: 3
MM 0011: 4
MM 0100: 5
MM 0101: 6
MM 0110: 7
MM 0111: 8
MM 1000: 9
MM 1001: 10
MM 1010: 11
MM 1011: 12
MM 1100: 13
MM 1101: 14
MM 1110: 15
MM 1111: 16
3:2
pll_vcoitune(1:0)
PLL VCO bias tuning bits. Set to "01" for normal PLL operation.
00
1:0
Reserved
Reserved for factory use.
00
Register name: config26
– Address: 0x1A, Default: 0x0020
Register
Default
Address
Bit
Name
Function
Value
Name
config26
0x1A
15:10
pll_vco(6:0)
VCO frequency coarse tuning bits.
000000
9
Reserved
Reserved for factory use.
0
8
Reserved
Reserved for factory use.
0
7
bias_sleep
When set, the bias amplifier is put into sleep mode.
0
6
tsense_sleep
Turns off the temperature sensor when asserted.
0
5
pll_sleep
When set, the PLL is put into sleep mode.
1
4
clkrecv_sleep
When asserted the clock input receiver gets put into sleep mode. This affects the
0
OSTR receiver as well.
3
Reserved
Reserved for factory use.
0
2
Reserved
Reserved for factory use.
0
1
Reserved
Reserved for factory use.
0
0
Reserved
Reserved for factory use.
0
Copyright
© 2011, Texas Instruments Incorporated
Submit Documentation Feedback
35
Product Folder Link(s): DAC3482



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com