Electronic Components Datasheet Search
  English  ▼

X  

DAC3482 Datasheet(PDF) 11 Page - Texas Instruments

Click here to check the latest version.
Part # DAC3482
Description  Dual-Channel, 16-BIT, 1.25 GSPS Digital-to-Analog Converter (DAC)
PDF  79 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

DAC3482 Datasheet(HTML) 11 Page - Texas Instruments

Back Button DAC3482 Datasheet HTML 7Page - Texas Instruments DAC3482 Datasheet HTML 8Page - Texas Instruments DAC3482 Datasheet HTML 9Page - Texas Instruments DAC3482 Datasheet HTML 10Page - Texas Instruments DAC3482 Datasheet HTML 11Page - Texas Instruments DAC3482 Datasheet HTML 12Page - Texas Instruments DAC3482 Datasheet HTML 13Page - Texas Instruments DAC3482 Datasheet HTML 14Page - Texas Instruments DAC3482 Datasheet HTML 15Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 79 page
background image
DAC3482
www.ti.com
SLAS748A
– MARCH 2011 – REVISED JUNE 2011
ELECTRICAL CHARACTERISTICS
– DIGITAL SPECIFICATIONS (continued)
over operating free-air temperature range (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
TIMING OUTPUT STROBE INPUT: DACCLKP/N rising edge LATCHING(3)
Setup time, OSTRP/N
ts(OSTR)
valid to rising edge of
0
ps
DACCLKP/N
Hold time, OSTRP/N
th(OSTR)
valid after rising edge of
300
ps
DACCLKP/N
TIMING SYNC INPUT: DACCLKP/N rising edge LATCHING (4)
Setup time, SYNCP/N
ts(SYNC_PLL)
valid to rising edge of
200
ps
DACCLKP/N
Hold time, SYNCP/N
th(SYNC_PLL)
valid after rising edge of
300
ps
DACCLKP/N
TIMING SERIAL PORT
Setup time, SDENB to
ts(SDENB)
20
ns
rising edge of SCLK
Setup time, SDIO valid to
ts(SDIO)
10
ns
rising edge of SCLK
Hold time, SDIO valid to
th(SDIO)
5
ns
rising edge of SCLK
Register config6 read (temperature sensor read)
1
µs
t(SCLK)
Period of SCLK
All other registers
100
ns
Data output delay after
td(Data)
10
ns
falling edge of SCLK
Minimum RESETB pulse
tRESET
25
ns
width
(3)
OSTR is required in Dual Sync Sources mode. In order to minimize the skew it is recommended to use the same clock distribution
device such as Texas Instruments CDCE62005 to provide the DACCLK and OSTR signals to all the DAC3482 devices in the system.
Swap the polarity of the DACCLK outputs with respect to the OSTR ones to establish proper phase relationship.
(4)
SYNC is required to synchronize the PLL circuit in multiple devices. The SYNC signal must meet the timing relationship with respect to
the reference clock (DACCLKP/N) of the on-chip PLL circuit.
Copyright
© 2011, Texas Instruments Incorporated
Submit Documentation Feedback
11
Product Folder Link(s): DAC3482



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com