| Electronic Components Datasheet Search |
|
MCD212 Datasheet(PDF) 69 Page - Motorola, Inc |
|
|
|||||||||||||||||||||||||||||
MCD212 Datasheet(HTML) 69 Page - Motorola, Inc |
|
69 / 87 page ![]() MCD212 9–6 MOTOROLA 9.1.4 Display Decoder Registers DDR1 and DDR2 These registers contain control bits for the display, files to be displayed, and the six MSB bits of the DCA pointer. All the bits, except the six LSBs, are reset to 0 after the reset sequence. DDR1 (write, 4FFFF8) Table 9–16. Display Decoder Register 1 — Write, 4FFFF8 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 — — — — MF1 MF2 FT1 FT2 — — A21 A20 A19 A18 A17 A16 MF1 – MF2 (Mosaic Factor) Set the horizontal mosaic factor: Table 9–17. Channel 1 Mosiac Factor MF1 MF2 Mosaic Factor 0 0 2 0 1 4 1 0 8 1 1 16 FT1 – FT2 (File type) Indicate the type of file to be displayed: Table 9–18. Channel 1 Display File Type FT1 FT2 Display File Type 0 x Bitmap 1 0 Run–length 1 1 Mosaic A21 – A16 Most significant bits of the DCA1 pointer. DDR2 (write,4FFFE8) Table 9–19. Display Decoder Register 2 — Write, 4FFFE8 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 — — — — MF1 MF2 FT1 FT2 — — A21 A20 A19 A18 A17 A16 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |