Electronic Components Datasheet Search
  English  ▼

X  

AMD-K6 Datasheet(PDF) 204 Page - Advanced Micro Devices

Part # AMD-K6
Description  AMD-K6 Processor
PDF  346 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMD [Advanced Micro Devices]
Direct Link  http://www.amd.com
Logo AMD - Advanced Micro Devices

AMD-K6 Datasheet(HTML) 204 Page - Advanced Micro Devices

Back Button AMD-K6 Datasheet HTML 200Page - Advanced Micro Devices AMD-K6 Datasheet HTML 201Page - Advanced Micro Devices AMD-K6 Datasheet HTML 202Page - Advanced Micro Devices AMD-K6 Datasheet HTML 203Page - Advanced Micro Devices AMD-K6 Datasheet HTML 204Page - Advanced Micro Devices AMD-K6 Datasheet HTML 205Page - Advanced Micro Devices AMD-K6 Datasheet HTML 206Page - Advanced Micro Devices AMD-K6 Datasheet HTML 207Page - Advanced Micro Devices AMD-K6 Datasheet HTML 208Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 204 / 346 page
background image
186
Cache Organization
Chapter 8
AMD-K6® Processor Data Sheet
20695H/0—March 1998
Preliminary Information
Cache Snooping
Table 32 shows the conditions under which snooping occurs in
the AMD-K6 processor and the resources that are snooped.
Table 32. Snoop Action
Type of Event
Type of Access
Snooping Action
Instruction
Cache
Data Cache
Inquire Cycle
System Logic
yes1
yes1
Internal Snoop
Instruction
Cache
Read
Miss
–
yes2
Read
Hit
–no
Data
Cache
Read
Miss
yes3
–
Read
Hit
no
–
Write
Miss
yes3
–
Write
Hit
no
–
Notes:
1. The processor’s response to an inquire cycle depends on the state of the INV input signal
and the state of the cache line as follows:
For the instruction cache, if INV is sampled negated, the line remains invalid or valid, but
if INV is sampled asserted, the line is invalidated.
For the data cache, if INV is sampled negated, valid lines remain in or transition to the
shared state, a modified data cache line is written back before the line is marked shared
(with HITM# asserted), and invalid lines remain invalid. For the data cache, if INV is
sampled asserted, the line is marked invalid. Modified lines are written back before
invalidation.
2. If an internal snoop hits a modified line in the data cache, the line is written back and
invalidated. Then the instruction cache performs a burst read from memory.
3. If an internal snoop hits a line in the instruction cache, the instruction cache line is
invalidated and the data-cache read or write is performed from memory.
– Not applicable.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com