AMD-K6 datasheet(233/346 Pages) AMD

233 / 346 page

Chapter 11

Test and Debug

215

20695H/0—March 1998

AMD-K6® Processor Data Sheet

Preliminary Information

The following states have no effect on the normal or test

operation of the processor other than as shown in Figure 73 on

page 213:

Run-Test/Idle—This state is an idle state between scan

operations.

Select-DR-Scan—This is the initial state of the test data

Select-IR-Scan—This is the initial state of the Instruction

Exit1-DR—This state is entered to terminate the shifting

process and enter the Update-DR state.

Exit1-IR—This state is entered to terminate the shifting

process and enter the Update-IR state.

Pause-DR—This state is entered to temporarily stop the

shifting process of a Test Data Register.

Pause-IR—This state is entered to temporarily stop the

shifting process of the Instruction Register.

Exit2-DR—This state is entered in order to either terminate

the shifting process and enter the Update-DR state or to

resume shifting following the exit from the Pause-DR state.

Exit2-IR—This state is entered in order to either terminate

the shifting process and enter the Update-IR state or to

resume shifting following the exit from the Pause-IR state.

11.4

L1 Cache Inhibit

Purpose

The AMD-K6 processor provides a means for inhibiting the

normal operation of its L1 instruction and data caches while

still supporting an external Level-2 (L2) cache. This capability

allows system designers to disable the L1 cache during the

testing and debug of an L2 cache.

If the Cache Inhibit bit (bit 3) of Test Register 12 (TR12) is set

to 0, the processor’s L1 cache is enabled and operates as

described in “Cache Organization” on page 171. If the Cache

Inhibit bit is set to 1, the L1 cache is disabled and no new cache

lines are allocated. Even though new allocations do not occur,

valid L1 cache lines remain valid and are read by the processor

when a requested address hits a cache line. In addition, the

processor continues to support inquire cycles initiated by the

AMD-K6 Datasheet(PDF) 233 Page - Advanced Micro Devices

AMD-K6 Datasheet(HTML) 233 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL