AM3874 datasheet(294/361 Pages) TI

294 / 361 page

DDR3

Controller

AM3874, AM3871

SPRS695C – SEPTEMBER 2011 – REVISED DECEMBER 2013

www.ti.com

Table 8-69. PCB Stackup Specifications

NO.

PARAMETER

MIN

TYP

MAX

UNIT

PCB routing/plane layers

Signal routing layers

Full ground reference layers under DDR3 routing region(1)

Full 1.5-V power reference layers under the DDR3 routing region(1)

Number of reference plane cuts allowed within DDR routing region(2)

Number of layers between DDR3 routing layer and reference plane(3)

PCB routing feature size

Mils

PCB trace width, w

Mils

Single-ended impedance, Zo

Ω

Impedance control(4)

Z-5

Z+5

Ω

(1)

Ground reference layers are preferred over power reference layers. Be sure to include bypass caps to accommodate reference layer

return current as the trace routes switch routing layers.

(2)

No traces should cross reference plane cuts within the DDR routing region. High-speed signal traces crossing reference plane cuts

create large return current paths which can lead to excessive crosstalk and EMI radiation.

(3)

Reference planes are to be directly adjacent to the signal plane to minimize the size of the return current loop.

(4)

Z is the nominal singled-ended impedance selected for the PCB specified by item 13.

8.13.4.2.4.3 Placement

Figure 8-56 shows the required placement for the processor as well as the DDR3 devices. The

dimensions for this figure are defined in Table 8-70. The placement does not restrict the side of the PCB

on which the devices are mounted. The ultimate purpose of the placement is to limit the maximum trace

lengths and allow for proper routing space. For a 16-bit DDR memory system, the high-word DDR3

device(s) are omitted from the placement.

Figure 8-56. Placement Specifications

It is strongly recommended that high-speed bypass capacitors be placed and accommodated for during

the placement and route planning phase. It is very difficult to add bypass capacitors once the board has

been routed and significant rework may be required to meet the high-speed bypass capacitor

requirements in Section 8.13.4.2.4.6, High-Speed Bypass Capacitors if the proper planning is not done. A

particular challenge to placing bypass capacitors in congested areas is fitting the required vias. It is

suggested that each pair of vias support two bypass capacitors by mounting one capacitor on the top of

the board and other on the bottom. Do not share vias between capacitors mounted on the same side of

the PCB. Another suggestion is to line up the vias for the bypass capacitors for the processor in rows

forming channels to allow the signals to escape.

294

Peripheral Information and Timings

Submit Documentation Feedback

Product Folder Links: AM3874 AM3871

AM3874 Datasheet(PDF) 294 Page - Texas Instruments

AM3874 Datasheet(HTML) 294 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL