PM8313 datasheet(62/192 Pages) PMC

62 / 192 page

PM8313 D3MX

DATA SHEET

PMC-920702

ISSUE 5

M13 MULTIPLEXER

Bit

Type

Function

Default

Bit7

DS3RCACT

Bit6

DS3TCACT

Bit5

DS2TCACT

Bit4

Unused

Bit3

Unused

Bit2

Unused

Bit1

Unused

Bit0

R/W

RESET

The Master Reset Register is provided at D3MX read/write address 00H.

RESET:

The RESET bit implements a software reset. If the RESET bit is a logic 1, the

entire D3MX is held in reset. This bit is not self-clearing; therefore, a logic 0

must be written to bring the D3MX out of reset. Holding the D3MX in a reset

state effectively puts it into a low power, stand-by mode. A hardware reset

clears the RESET bit, thus deasserting the software reset.

DS3RCACT:

The DS3 Receive Clock Activity (DS3RCACT) bit indicates at least one low to

high transition has occurred on the RCLK input since the last read of this

input and is cleared to a logic 0 by a read of this register.

DS3TCACT:

The DS3 Transmit Clock Activity (DS3TCACT) bit indicates at least one low to

high transition has occurred on the TICLK input since the last read of this

input and is cleared to a logic 0 by a read of this register.

DS2TCACT:

The DS2 Transmit Clock Activity (DS2TCACT) bit indicates at least one low to

high transition has occurred on the TD2CLK input since the last read of this

PM8313 Datasheet(PDF) 62 Page - PMC-Sierra, Inc

PM8313 Datasheet(HTML) 62 Page - PMC-Sierra, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL