Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

LAN9250 Datasheet(PDF) 211 Page - Microchip Technology

Part # LAN9250
Description  Integrated Ethernet PHY with HP Auto-MDIX
PDF  421 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

LAN9250 Datasheet(HTML) 211 Page - Microchip Technology

Back Button LAN9250 Datasheet HTML 207Page - Microchip Technology LAN9250 Datasheet HTML 208Page - Microchip Technology LAN9250 Datasheet HTML 209Page - Microchip Technology LAN9250 Datasheet HTML 210Page - Microchip Technology LAN9250 Datasheet HTML 211Page - Microchip Technology LAN9250 Datasheet HTML 212Page - Microchip Technology LAN9250 Datasheet HTML 213Page - Microchip Technology LAN9250 Datasheet HTML 214Page - Microchip Technology LAN9250 Datasheet HTML 215Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 211 / 421 page
background image
 2015 Microchip Technology Inc.
DS00001913A-page 211
LAN9250
A block diagram of the main components of the PHY can be seen in Figure 12-1.
12.2.2
100BASE-TX TRANSMIT
The 100BASE-TX transmit data path is shown in Figure 12-2. Shaded blocks are those which are internal to the PHY.
Each major block is explained in the following sections.
12.2.2.1
100BASE-TX Transmit Data Across the Internal MII Interface
For a transmission, the Host MAC drives the transmit data onto the internal MII TXD bus and asserts the internal MII
TXEN to indicate valid data. The data is in the form of 4-bit wide 25 MHz data.
FIGURE 12-1:
PHY BLOCK DIAGRAM
FIGURE 12-2:
100BASE-TX TRANSMIT DATA PATH
HP Auto-MDIX
TXPA/TXNA
RXPA/RXNA
To External
Ethernet Pins
10/100
Transmitter
10/100
Reciever
MII
MAC
Interface
MII
MDIO
Auto-
Negotiation
To Host MAC
To Host MAC
PLL
PHY Management
Control
Registers
From
System Clocks Controller
Interrupts
To System
Interrupt Controller
Port x
MAC
100M
TX Driver
MLT-3
Converter
NRZI
Converter
4B/5B
Encoder
Magnetics
CAT-5
RJ45
100M
PLL
Internal
MII 25 MHz by 4 bits
Internal
MII Transmit Clock
25MHz by
5 bits
NRZI
MLT-3
MLT-3
MLT-3
MLT-3
Scrambler
and PISO
125 Mbps Serial
MII MAC
Interface
25MHz
by 4 bits



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com