Electronic Components Datasheet Search
  English  ▼

X  

LAN9250 Datasheet(PDF) 94 Page - Microchip Technology

Part # LAN9250
Description  Integrated Ethernet PHY with HP Auto-MDIX
PDF  421 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

LAN9250 Datasheet(HTML) 94 Page - Microchip Technology

Back Button LAN9250 Datasheet HTML 90Page - Microchip Technology LAN9250 Datasheet HTML 91Page - Microchip Technology LAN9250 Datasheet HTML 92Page - Microchip Technology LAN9250 Datasheet HTML 93Page - Microchip Technology LAN9250 Datasheet HTML 94Page - Microchip Technology LAN9250 Datasheet HTML 95Page - Microchip Technology LAN9250 Datasheet HTML 96Page - Microchip Technology LAN9250 Datasheet HTML 97Page - Microchip Technology LAN9250 Datasheet HTML 98Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 94 / 421 page
background image
LAN9250
DS00001913A-page 94
 2015 Microchip Technology Inc.
9.5
Indexed Address Mode
In Indexed Address mode, access to the internal registers and memory of the device are indirectly mapped using Index
and Data registers. The desired internal address is written into the device at a particular offset. The value written is then
used as the internal address when the associate Data register address is accessed. Three Index / Data register sets
are provided allowing for multi-threaded operation without the concern of one thread corrupting the Index set by another
thread. Endianness can be configured per Index / Data pair. Another Data register is provided for access to the FIFOs.
The host address register map is given below. In 8-bit data mode, the host address input (ADDR[4:0]) is a BYTE
address. In 16-bit data mode, ADDR0 is not provided and the host address input (ADDR[4:1]) is a WORD address.
As discussed below in Section 9.5.5.2, "Index Register Bypass FIFO Access", the TX and RX Data FIFOs are accessed
when reading or writing at address 18h-1Bh.
As discussed below in Section 9.5.5.3, "FIFO Direct Select Access", when the FIFOSEL input is active, all access is to
or from the TX and RX Data FIFOs.
TABLE 9-3:
HOST BUS INTERFACE INDEXED ADDRESS MODE REGISTER MAP
FIFOSEL
BYTE
ADDRESS
SYMBOL
REGISTER NAME
0
00h-03h
HBI_IDX_0
Host Bus Interface Index Register 0
0
04h-07h
HBI_DATA_0
Host Bus Interface Data Register 0
0
08h-0Bh
HBI_IDX_1
Host Bus Interface Index Register 1
0
0Ch-0Fh
HBI_DATA_1
Host Bus Interface Data Register 1
0
10h-13h
HBI_IDX_2
Host Bus Interface Index Register 2
0
14h-17h
HBI_DATA_2
Host Bus Interface Data Register 2
0
18h-1Bh
TX_DATA_FIFO
RX_DATA_FIFO
TX Data FIFO
RX Data FIFO
0
1Ch-1Fh
HBI_CFG
Host Bus Interface Configuration Register
1na
TX_DATA_FIFO
RX_DATA_FIFO
TX Data FIFO
RX Data FIFO



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com