LAN9250 datasheet(64/421 Pages) MICROCHIP

64 / 421 page

LAN9250

DS00001913A-page 64

 2015 Microchip Technology Inc.

• Link Up (Link Status Asserted)

• Auto-Negotiation LP Acknowledge

• Parallel Detection Fault

• Auto-Negotiation Page Received

In order for an interrupt event to trigger the external IRQ interrupt pin, the desired PHY interrupt event must be enabled

in the corresponding PHY Interrupt Mask Register (PHY_INTERRUPT_MASK), the PHY Interrupt Event Enable

(PHY_INT_EN) bit of the Interrupt Enable Register (INT_EN) must be set and the IRQ output must be enabled via the

IRQ Enable (IRQ_EN) bit of the Interrupt Configuration Register (IRQ_CFG).

For additional details on the Ethernet PHY interrupts, refer to Section 12.2.9, "PHY Interrupts," on page 220.

8.2.3

GPIO INTERRUPTS

Each GPIO of the device is provided with its own interrupt. The top-level GPIO Interrupt Event (GPIO) bit of the Interrupt

Status Register (INT_STS) provides indication that a GPIO interrupt event occurred in the General Purpose I/O Interrupt

Status and Enable Register (GPIO_INT_STS_EN). The General Purpose I/O Interrupt Status and Enable Register (GPI-

O_INT_STS_EN) provides enabling/disabling and status of each GPIO interrupt.

In order for a GPIO interrupt event to trigger the external IRQ interrupt pin, the desired GPIO interrupt must be enabled

in the General Purpose I/O Interrupt Status and Enable Register (GPIO_INT_STS_EN), the GPIO Interrupt Event

Enable (GPIO_EN) bit of the Interrupt Enable Register (INT_EN) must be set and the IRQ output must be enabled via

the IRQ Enable (IRQ_EN) bit of the Interrupt Configuration Register (IRQ_CFG).

For additional details on the GPIO interrupts, refer to Section 16.2.1, "GPIO Interrupts," on page 384.

8.2.4

HOST MAC INTERRUPTS

The top-level Interrupt Status Register (INT_STS) and Interrupt Enable Register (INT_EN) provide the status and

enabling/disabling of multiple Host MAC related interrupts. All Host MAC interrupts are monitored and configured

directly within these two registers. The following Host MAC related interrupt events are supported:

• TX Stopped

• RX Stopped

• RX Dropped Frame Counter Halfway

•TX IOC

•RX DMA

• TX Status FIFO Overflow

• Receive Watchdog Time-Out

• Receiver Error

• Transmitter Error

• TX Data FIFO Overrun

• TX Data FIFO Available

• TX Status FIFO Full

• TX Status FIFO Level

• RX Dropped Frame

• RX Status FIFO Full

• RX Status FIFO Level

In order for a Host MAC interrupt event to trigger the external IRQ interrupt pin, the desired Host MAC interrupt event

must be enabled in the Interrupt Enable Register (INT_EN) and the IRQ output must be enabled via the IRQ Enable

(IRQ_EN) bit of the Interrupt Configuration Register (IRQ_CFG).

Refer to the Interrupt Status Register (INT_STS) on page 69 and Section 11.0, "Host MAC," on page 139 for additional

information on bit definitions and Host MAC operation.

8.2.5

POWER MANAGEMENT INTERRUPTS

Multiple Power Management Event interrupt sources are provided by the device. The top-level Power Management

Interrupt Event (PME_INT) bit of the Interrupt Status Register (INT_STS) provides indication that a Power Management

interrupt event occurred in the Power Management Control Register (PMT_CTRL).

LAN9250 Datasheet(PDF) 64 Page - Microchip Technology

LAN9250 Datasheet(HTML) 64 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL