Electronic Components Datasheet Search
  English  ▼

X  

LAN9250 Datasheet(PDF) 24 Page - Microchip Technology

Part # LAN9250
Description  Integrated Ethernet PHY with HP Auto-MDIX
PDF  421 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

LAN9250 Datasheet(HTML) 24 Page - Microchip Technology

Back Button LAN9250 Datasheet HTML 20Page - Microchip Technology LAN9250 Datasheet HTML 21Page - Microchip Technology LAN9250 Datasheet HTML 22Page - Microchip Technology LAN9250 Datasheet HTML 23Page - Microchip Technology LAN9250 Datasheet HTML 24Page - Microchip Technology LAN9250 Datasheet HTML 25Page - Microchip Technology LAN9250 Datasheet HTML 26Page - Microchip Technology LAN9250 Datasheet HTML 27Page - Microchip Technology LAN9250 Datasheet HTML 28Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 421 page
background image
LAN9250
DS00001913A-page 24
 2015 Microchip Technology Inc.
TABLE 3-8:
MISCELLANEOUS PIN DESCRIPTIONS
Num
Pins
Name
Symbol
Buffer
Type
Description
1
Power
Management
Event Output
PME
VO8/VOD8
When programmed accordingly this signal is
asserted upon detection of a wakeup event. The
polarity and buffer type of this signal is programma-
ble via the PME Enable (PME_EN) bit of the Power
Management Control Register (PMT_CTRL).
Refer to Section 6.0, "Clocks, Resets, and Power
Management," on page 37 for additional information
on the power management features.
1
Interrupt Output
IRQ
VO8/VOD8
Interrupt request output. The polarity, source and
buffer type of this signal is programmable via the
Interrupt Configuration Register (IRQ_CFG). For
more information, refer to Section 8.0, "System
Interrupts," on page 62.
1
System Reset
Input
RST#
VIS
(PU)
As an input, this active low signal allows external
hardware to reset the device. The device also con-
tains an internal power-on reset circuit. Thus this
signal may be left unconnected if an external hard-
ware reset is not needed. When used this signal
must adhere to the reset timing requirements as
detailed in the Section 19.0, "Operational Character-
istics," on page 399.
1
Regulator
Enable
REG_EN
AI
When tied to 3.3 V, the internal 1.2 V regulators are
enabled.
1
Test Mode
TESTMODE
VIS
(PD)
This pin must be tied to VSS for proper operation.
1
Crystal Input
OSCI
ICLK
External 25 MHz crystal input. This signal can also
be driven by a single-ended clock oscillator. When
this method is used, OSCO should be left uncon-
nected.
1
Crystal Output
OSCO
OCLK
External 25 MHz crystal output.
1
Crystal +1.2 V
Power Supply
OSCVDD12
P
Supplied by the on-chip regulator unless configured
for regulator off mode via REG_EN.
1
Crystal Ground
OSCVSS
P
Crystal ground.
5
Reserved
RESERVED
-
This pin is reserved and must be left unconnected
for proper operation.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com