Electronic Components Datasheet Search
  English  ▼

X  

LAN9250 Datasheet(PDF) 46 Page - Microchip Technology

Part # LAN9250
Description  Integrated Ethernet PHY with HP Auto-MDIX
PDF  421 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

LAN9250 Datasheet(HTML) 46 Page - Microchip Technology

Back Button LAN9250 Datasheet HTML 42Page - Microchip Technology LAN9250 Datasheet HTML 43Page - Microchip Technology LAN9250 Datasheet HTML 44Page - Microchip Technology LAN9250 Datasheet HTML 45Page - Microchip Technology LAN9250 Datasheet HTML 46Page - Microchip Technology LAN9250 Datasheet HTML 47Page - Microchip Technology LAN9250 Datasheet HTML 48Page - Microchip Technology LAN9250 Datasheet HTML 49Page - Microchip Technology LAN9250 Datasheet HTML 50Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 46 / 421 page
background image
LAN9250
DS00001913A-page 46
 2015 Microchip Technology Inc.
6.3.3
BLOCK LEVEL POWER MANAGEMENT
The device supports software controlled clock disabling of various modules in order to reduce power consumption.
6.3.3.1
Disabling The Host MAC
The entire Host MAC may be disabled by setting the HMAC_DIS bit in the Power Management Control Register
(PMT_CTRL). As a safety precaution, in order for this bit to be set, it must be written as a 1 two consecutive times. A
write of a 0 will reset the count.
FIGURE 6-1:
PME PIN AND PME INTERRUPT SIGNAL GENERATION
Note:
Disabling individual blocks does not automatically reset the block, it only places it into a static non-opera-
tional state in order to reduce the power consumption of the device. If a block reset is not performed before
re-enabling the block, then care must be taken to ensure that the block is in a state where it can be disabled
and then re-enabled.
PME
ED_EN (bit 14) of
PMT_CTRL register
WOL_EN (bit 9) of
PMT_CTRL register
50ms
PME_EN (bit 1) of
PMT_CTRL register
PME_IND (bit 3) of
PMT_CTRL register
PME_POL (bit 2) of
PMT_CTRL register
PME_TYPE (bit 6) of
PMT_CTRL register
LOGIC
WUEN (bit 2) of
HMAC_WUCSR register
MPEN (bit 1) of
HMAC_WUCSR register
WOL_STS (bit 5) of
PMT_CTRL register
WUFR (bit 6) of
HMAC_WUCSR register
MPR (bit 5) of
HMAC_WUCSR register
Denotes a level-triggered "sticky" status bit
PME_INT_EN (bit 17)
of INT_EN register
PME_INT (bit 17)
of INT_STS register
IRQ_EN (bit 8)
of IRQ_CFG register
IRQ
Other System
Interrupts
ED_STS (bit 16) of
PMT_CTRL register
INT7_MASK (bit 7) of
PHY_INTERRUPT_MASK register
INT7 (bit 7) of
PHY_INTERRUPT_SOURCE register
Polarity &
Buffer Type
Logic
BCST_EN (bit 0) of
HMAC_WUCSR register
BCAST_FR (bit 4) of
HMAC_WUCSR register
PFDA_EN (bit 3) of
HMAC_WUCSR register
PFDA_FR (bit 7) of
HMAC_WUCSR register
Other PHY Interrupts
PM_WAKE (bit 28) of
PMT_CTRL register
PME wake-up



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com