Electronic Components Datasheet Search
  English  ▼

X  

LAN9250 Datasheet(PDF) 117 Page - Microchip Technology

Part # LAN9250
Description  Integrated Ethernet PHY with HP Auto-MDIX
PDF  421 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

LAN9250 Datasheet(HTML) 117 Page - Microchip Technology

Back Button LAN9250 Datasheet HTML 113Page - Microchip Technology LAN9250 Datasheet HTML 114Page - Microchip Technology LAN9250 Datasheet HTML 115Page - Microchip Technology LAN9250 Datasheet HTML 116Page - Microchip Technology LAN9250 Datasheet HTML 117Page - Microchip Technology LAN9250 Datasheet HTML 118Page - Microchip Technology LAN9250 Datasheet HTML 119Page - Microchip Technology LAN9250 Datasheet HTML 120Page - Microchip Technology LAN9250 Datasheet HTML 121Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 117 / 421 page
background image
 2015 Microchip Technology Inc.
DS00001913A-page 117
LAN9250
9.5.7.2
FIFO Direct Select Burst Timing Requirements
If RD and WR signaling is used, a host burst read from the FIFO begins when RD is asserted with CS active and FIFO-
SEL high. As the address changes, the next data is read. The cycle ends when RD is de-asserted. CS maybe asserted
and de-asserted along with RD but not during RD active.
Alternatively, if RD_WR and ENB signaling is used, a host burst read from the FIFO begins when ENB is asserted with
CS active, RD_WR indicating a read and FIFOSEL high. As the address changes, the next data is read. The cycle ends
when ENB is de-asserted. CS maybe asserted and de-asserted along with ENB but not during ENB active.
Please refer to Section 9.5.6, "Indexed Address Mode Functional Timing Diagrams," on page 102 for functional descrip-
tions.
FIGURE 9-43:
INDEXED ADDRESSING FIFO DIRECT SELECT BURST READ CYCLE TIMING
TABLE 9-5:
INDEXED ADDRESSING FIFO DIRECT SELECT BURST READ CYCLE TIMING
VALUES
Symbol
Description
Min
Typ
Max
Units
tcsrd
CS Setup to RD or ENB Active
0
ns
trdcs
CS Hold from RD or ENB Inactive
0
ns
tas
Address, FIFOSEL Setup to RD or ENB Active
0
ns
tah
Address, FIFOSEL Hold from to RD or ENB Inactive
0
ns
trdwrs
RD_WR Setup to ENB Active
Note 16
5ns
trdwrh
RD_WR Hold from ENB Inactive
Note 16
5ns
trdon
RD or ENB to Data Buffer Turn On
0
ns
trddv
RD or ENB Active to Data Valid
30
ns
trddh
Data Output Hold Time from RD or ENB Inactive
0
ns
trddz
Data Buffer Turn Off Time from RD or ENB Inactive
9
ns
FIFOSEL
A[4:0]
ENB, RD
D[15:8]
D[7:0]
WR
CS
trddh, tcsdh
tfdv
trddz, tcsdz
trdrd
trdwr
RD_WR
trdwrs
trdwrh
tcsrd
trdcs
tas
tah
tas
tah
tacyc
tadv
tacyc
tadv
tadv
trddv, tcsdv
trdon, tcson



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com