TDA2EX datasheet(147/391 Pages) TI1

147 / 391 page

147

TDA2EG-17

www.ti.com

SPRS969B – AUGUST 2016 – REVISED JUNE 2017

Submit Documentation Feedback

Product Folder Links: TDA2EG-17

Specifications

•

DPLL_GMAC: It supplies several clocks for the Gigabit Ethernet Switch (GMAC_SW).

•

DPLL_DSP: It feeds the DSP Subsystem clocking.

•

DPLL_GPU: It supplies clock for the GPU Subsystem.

•

DPLL_DDR: It generates clocks for the two External Memory Interface (EMIF) controllers and their

associated EMIF PHYs.

•

DPLL_PCIE_REF: It provides reference clock for the APLL_PCIE in PCIE Subsystem.

•

APLL_PCIE: It feeds clocks for the device Peripheral Component Interconnect Express (PCIe)

controllers.

NOTE

The following DPLLs are controlled by the clock manager located in the always-on Core

power domain (CM_CORE_AON):

•

DPLL_MPU,

DPLL_IVA,

DPLL_CORE,

DPLL_ABE,

DPLL_DDR,

DPLL_GMAC,

DPLL_PCIE_REF, DPLL_PER, DPLL_USB, DPLL_DSP, DPLL_GPU, APLL_PCIE_REF.

For more information on CM_CORE_AON and CM_CORE or PRCM DPLLs, see the Power, Reset, and

Clock Management (PRCM) chapter of the Device TRM.

The following DPLLs are not managed by the PRCM:

•

DPLL_VIDEO1; (It is controlled from DSS)

•

DPLL_HDMI; (It is controlled from DSS)

•

DPLL_DEBUG; (It is controlled from DEBUGSS)

•

DPLL_USB_OTG_SS; (It is controlled from OCP2SCP1)

NOTE

For more information for not controlled from PRCM DPLL’s see the related chapters in TRM.

5.9.4.3.1 DPLL Characteristics

The DPLL has three relevant input clocks. One of them is the reference clock (CLKINP) used to generated

the synthesized clock but can also be used as the bypass clock whenever the DPLL enters a bypass

mode. It is therefore mandatory. The second one is a fast bypass clock (CLKINPULOW) used when

selected as the bypass clock and is optional. The third clock (CLKINPHIF) is explained in the next

paragraph.

The DPLL has three output clocks (namely CLKOUT, CLKOUTX2, and CLKOUTHIF). CLKOUT and

CLKOUTX2 run at the bypass frequency whenever the DPLL enters a bypass mode. Both of them are

generated from the lock frequency divided by a post-divider (namely M2 post-divider). The third clock,

CLKOUTHIF, has no automatic bypass capability. It is an output of a post-divider (M3 post-divider) with

the input clock selectable between the internal lock clock (Fdpll) and CLKINPHIF input of the PLL through

an asynchronous multplexing.

For more information, see the Power Reset Controller Management chapter of the Device TRM.

Table 5-22 summarizes DPLL type described in Section 5.9.4.3, DPLLs, DLLs Specifications introduction.

Table 5-22. DPLL Control Type

DPLL NAME

TYPE

CONTROLLED BY PRCM

DPLL_ABE

Table 5-23 (Type A)

Yes(1)

DPLL_CORE

Table 5-23 (Type A)

Yes(1)

DPLL_DEBUGSS

Table 5-23 (Type A)

No(2)

DPLL_DSP

Table 5-23 (Type A)

Yes(1)

TDA2EX Datasheet(PDF) 147 Page - Texas Instruments

TDA2EX Datasheet(HTML) 147 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL