Electronic Components Datasheet Search
  English  ▼

X  

DS3141 Datasheet(PDF) 74 Page - Dallas Semiconductor

Part # DS3141
Description  Single/Dual/Triple/Quad DS3/E3 Framers
PDF  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  DALLAS [Dallas Semiconductor]
Direct Link  https://www.maximintegrated.com/en.html
Logo DALLAS - Dallas Semiconductor

DS3141 Datasheet(HTML) 74 Page - Dallas Semiconductor

Back Button DS3141 Datasheet HTML 70Page - Dallas Semiconductor DS3141 Datasheet HTML 71Page - Dallas Semiconductor DS3141 Datasheet HTML 72Page - Dallas Semiconductor DS3141 Datasheet HTML 73Page - Dallas Semiconductor DS3141 Datasheet HTML 74Page - Dallas Semiconductor DS3141 Datasheet HTML 75Page - Dallas Semiconductor DS3141 Datasheet HTML 76Page - Dallas Semiconductor DS3141 Datasheet HTML 77Page - Dallas Semiconductor DS3141 Datasheet HTML 78Page - Dallas Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 74 / 88 page
background image
DS3141/DS3142/DS3143/DS3144 Single/Dual/Triple/Quad DS3/E3 Framers
74 of 88
11.
AC TIMING CHARACTERISTICS
All AC timing characteristics are specified with a 50pF capacitive load on the D[7:0] and
INT pins, and a 25pF
capacitive load on all other output pins, VIH = VDD and VIL = VSS. The voltage threshold for all timing measurements
is VDD/2.
11.1 System Interface Timing
Table 11-A. Data Path Timing
(VDD = 3.3V
±5%, TA = -40°C to +85°C.) (Figure 11-1)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
(Note 1)
29.0
29.1
(Note 2)
22.0
22.4
CLK Clock Period
t1
(Note 3)
19.0
19.3
ns
CLK Clock Duty Cycle
t2/t1
40
50
60
%
CLK in to DIN Setup Time
t3
(Note 4)
3.0
ns
CLK in to DIN Hold Time
t4
(Note 4)
1.0
ns
CLK in to DOUT Delay
t5
(Note 5)
2.0
12
ns
CLK out to DOUT Delay
t6
(Notes 6, 7)
2.0
7.0
ns
CLK in to CLK OUT Delay
t7
(Note 8)
10
ns
Asynchronous Input High, Low Time
t8, t9
(Note 9)
200
ns
Asynchronous Input Period
t10
(Note 9)
1000
ns
Note 1: E3 mode, nongapped 34.368MHz clock.
Note 2: DS3 mode, nongapped 44.736MHz clock.
Note 3: DS3 mode, gapped 51.84MHz clock.
Note 4: TICLK input to TDAT, TOH, TOHEN, and TSOF inputs; RCLK input to RPOS and RNEG inputs.
Note 5: TICLK input to TDEN (data-enable mode) and TSOF outputs.
Note 6: ROCLK output to RDAT, RDEN (data-enable mode) and RSOF outputs; TCLK output to TPOS and TNEG outputs.
Note 7: RGCLK (gapped clock mode) output to RDAT and RSOF outputs; TDEN/TGCLK (gapped or constant clock mode) output to TSOF
output.
Note 8: TICLK input to TDEN/TGCLK (gapped clock or constant clock mode) outputs; RCLK input to ROCLK output.
Note 9: TMEI, RECU, and
RST inputs.
Table 11-B. Line Loopback Timing
(VDD = 3.3V
±5%, TA = -40°C to +85°C.) (Figure 11-2)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
Skew on RPOS to TPOS Path with
Respect to RCLK to TCLK Path
t2 - t1
0
3.0
ns
Skew on RNEG to TNEG path with
Respect to RCLK to TCLK Path
t2 - t1
0
3.0
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com