| Electronic Components Datasheet Search |
|
DS3141 Datasheet(PDF) 81 Page - Dallas Semiconductor |
|
|
|||||||||||||||||||||||||||||
DS3141 Datasheet(HTML) 81 Page - Dallas Semiconductor |
|
81 / 88 page ![]() DS3141/DS3142/DS3143/DS3144 Single/Dual/Triple/Quad DS3/E3 Framers 81 of 88 11.3 JTAG Interface Timing Table 11-D. JTAG Interface Timing (VDD = 3.3V ±5%, TA = -40°C to +85°C.) (Figure 11-6) PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS JTCLK Clock Period t1 1000 ns JTCLK Clock High/Low Time t2/t3 (Note 12) 50 500 ns JTCLK to JTDI, JTMS Setup Time t4 50 ns JTCLK to JTDI, JTMS Hold Time t5 50 ns JTCLK to JTDO Delay t6 2 50 ns JTCLK to JTDO High-Z Delay t7 2 50 ns JTRST Width Low Time t8 100 ns Note 12: Clock can be stopped high or low. Figure 11-6. JTAG Interface Timing Diagram JTCLK t1 JTD0 t4 t5 t2 t3 t7 JTDI, JTMS t6 JTRST t8 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |