Electronic Components Datasheet Search
  English  ▼

X  

FXLS93421 Datasheet(PDF) 152 Page - NXP Semiconductors

Part # FXLS93421
Description  Dual channel inertial sensor
PDF  254 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

FXLS93421 Datasheet(HTML) 152 Page - NXP Semiconductors

Back Button FXLS93421 Datasheet HTML 148Page - NXP Semiconductors FXLS93421 Datasheet HTML 149Page - NXP Semiconductors FXLS93421 Datasheet HTML 150Page - NXP Semiconductors FXLS93421 Datasheet HTML 151Page - NXP Semiconductors FXLS93421 Datasheet HTML 152Page - NXP Semiconductors FXLS93421 Datasheet HTML 153Page - NXP Semiconductors FXLS93421 Datasheet HTML 154Page - NXP Semiconductors FXLS93421 Datasheet HTML 155Page - NXP Semiconductors FXLS93421 Datasheet HTML 156Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 152 / 254 page
background image
NXP Semiconductors
FXLS9xxxx
Dual channel inertial sensor
aaa-030652
current
transmitted
slave 4
current sensed,
slave 4
current
transmitted
slave 3
current sensed,
slave 3
current
transmitted
slave 2
current sensed,
slave 2
current
transmitted
slave 1
current sensed,
slave 1
current sensed,
at master
Voltage
VLOW
tDISC_Bittime
2*IRESP = iDISC_Peak
2*IRESP
slave 1 accepts addr `0100'
tSTART_DISC_RSP
0
0
0
0
tPER_DISC
2*IRESP
2*IRESP
2*IRESP
IRESP
2*IRESP
2*IRESP
slave 3 accepts addr `0010'
slave 4 accepts addr `0001'
slave 2 accepts addr `0011'
tDISC_Ramp_RSP
2*IRESP
tDISC_Ramp_RSP + tDISC_Idle_RSP
4*Iq
4*Iq
3*Iq
3*Iq
2*Iq
2*Iq
Iq
Iq
0
Figure 68. DSI3 discovery mode timing diagram
12.3 DSI3 command and response mode
DSI3 command and response mode is the main communication method used for
initialization of the device.
12.3.1 DSI3 command and response mode command reception
Command and response mode data packets are exchanged between a single master
and a single slave. The primary purpose of command and response transactions are to
read from and write to registers within the device memory structure.
An example command and response mode command is shown in Figure 69. The
command consists of 32 bits of data broken up into multiple fields as described in
Section 12.3.1.2.
aaa-030653
BUS_I
PA
[3]
PA
[0]
PA[3:0]
CMD
[3]
CMD
[0]
CMD[3:0]
ED[7:0]
ED
[7]
RD
[7]
ED
[0]
RD[7:0]
RD
[0]
CRC
[7]
CRC[7:0]
CRC
[0]
Figure 69. Command and response mode example command
FXLS9xxxx
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2021. All rights reserved.
Product data sheet
Rev. 6 — 8 February 2021
152 / 254



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com