Electronic Components Datasheet Search
  English  ▼

X  

FXLS93421 Datasheet(PDF) 180 Page - NXP Semiconductors

Part # FXLS93421
Description  Dual channel inertial sensor
PDF  254 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

FXLS93421 Datasheet(HTML) 180 Page - NXP Semiconductors

Back Button FXLS93421 Datasheet HTML 176Page - NXP Semiconductors FXLS93421 Datasheet HTML 177Page - NXP Semiconductors FXLS93421 Datasheet HTML 178Page - NXP Semiconductors FXLS93421 Datasheet HTML 179Page - NXP Semiconductors FXLS93421 Datasheet HTML 180Page - NXP Semiconductors FXLS93421 Datasheet HTML 181Page - NXP Semiconductors FXLS93421 Datasheet HTML 182Page - NXP Semiconductors FXLS93421 Datasheet HTML 183Page - NXP Semiconductors FXLS93421 Datasheet HTML 184Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 180 / 254 page
background image
NXP Semiconductors
FXLS9xxxx
Dual channel inertial sensor
Once initialization is completed the device begins normal mode operation, which
continues as long as the supply voltage remains within the specified limits.
In asynchronous mode, initialization data is transmitted for Source ID 0 only.
In synchronous mode, the initialization data is transmitted independently for each
channel.
In daisy chain mode, initialization data is transmitted in the Source ID 0 and Source ID 2
time slot as defined by the sensor address as documented in Section 13.8.
In Dual Transmission mode, initialization data is transmitted for both Source ID 0 and
Source ID 2 in the Source ID 0 timeslot as documented in Section 13.7.
aaa-030673
normal mode
sync pulses
Iq
POR
init 1
init 2
ground
VIDLE
VIDLE
SYNC
Iq + IR_PSI5
sync pulses ignored or
program mode entry
normal mode
init 3
Figure 88. PSI5 sensor 10-bit initialization
During PSI5 initialization, the device completes an internal initialization process
consisting of the following:
• Power-on reset
• Device Initialization
• Program mode entry verification
• Offset cancellation low-pass filter initialization
• Self-test
Figure 89 shows the timing for internal and external initialization in synchronous mode.
Figure 90 shows the timing for internal and external initialization in asynchronous mode.
Timing parameters are specified in Section 10.12.
FXLS9xxxx
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2021. All rights reserved.
Product data sheet
Rev. 6 — 8 February 2021
180 / 254



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com