Electronic Components Datasheet Search
  English  ▼

X  

CS47L35 Datasheet(PDF) 226 Page - Cirrus Logic

Part # CS47L35
Description  Smart Codec with Low-Power Audio DSP
PDF  300 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS47L35 Datasheet(HTML) 226 Page - Cirrus Logic

Back Button CS47L35 Datasheet HTML 222Page - Cirrus Logic CS47L35 Datasheet HTML 223Page - Cirrus Logic CS47L35 Datasheet HTML 224Page - Cirrus Logic CS47L35 Datasheet HTML 225Page - Cirrus Logic CS47L35 Datasheet HTML 226Page - Cirrus Logic CS47L35 Datasheet HTML 227Page - Cirrus Logic CS47L35 Datasheet HTML 228Page - Cirrus Logic CS47L35 Datasheet HTML 229Page - Cirrus Logic CS47L35 Datasheet HTML 230Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 226 / 300 page
background image
226
DS1085F3
CS47L35
4.23 Hardware Reset, Software Reset, Wake-Up, and Device ID
4.23 Hardware Reset, Software Reset, Wake-Up, and Device ID
The CS47L35 supports hardware- and software-controlled reset functions. The reset functions, and the Sleep/Wake-Up
state transitions, provide similar (but not identical) functionality. Each of these is described in the following subsections.
The CS47L35 device ID can be read from the Software_Reset (R0) control register, as described in Section 4.23.7.
4.23.1 Hardware Reset
The CS47L35 provides a hardware reset function, which is executed whenever the RESET input is asserted (Logic 0). The
RESET input is active low and is referenced to the DBVDD1 power domain. A hardware reset causes all of the CS47L35
control registers to be reset to their default states.
An internal pull-up resistor is enabled by default on the RESET pin; this can be configured using the RESET_PU bit. A
pull-down resistor is also available, as described in Table 4-117. When the pull-up and pull-down resistors are both
enabled, the CS47L35 provides a bus keeper function on the RESET pin. The bus keeper function holds the input logic
level unchanged whenever the external circuit removes the drive (e.g., if the signal is tristated).
If the CS47L35 SLIMbus component is in its operational state, it must be reset prior to scheduling a hardware reset. See
Section 4.10 for details of the SLIMbus reset control messages.
DBVDD2
P6
AIF2BCLK/GPIO13
Digital I/O
Digital input (GPIO), bus-keeper enabled 2
M6
AIF2LRCLK/GPIO15
Digital I/O
Digital input (GPIO), bus-keeper enabled 2
K6
AIF2RXDAT/GPIO14
Digital I/O
Digital input (GPIO), bus-keeper enabled 2
L5
AIF2TXDAT/GPIO12
Digital I/O
Digital input (GPIO), bus-keeper enabled 2
R5
AIF3BCLK/GPIO2
Digital I/O
Digital input (GPIO), bus-keeper enabled 2
N5
AIF3LRCLK/GPIO4
Digital I/O
Digital input (GPIO), bus-keeper enabled 2
P4
AIF3RXDAT/GPIO3
Digital I/O
Digital input (GPIO), bus-keeper enabled 2
M4
AIF3TXDAT/GPIO1
Digital I/O
Digital input (GPIO), bus-keeper enabled 2
T6
MCLK2
Digital input
Digital input
M2
SPKCLK/GPIO6
Digital I/O
Digital input (GPIO), bus-keeper enabled 2
N3
SPKDAT/GPIO5
Digital I/O
Digital input (GPIO), bus-keeper enabled 2
R7
TCK
Digital input
Digital input, Pull-down to DGND
N7
TDI
Digital input
Digital input, Pull-down to DGND
L7
TDO
Digital output
Digital output
K8
TMS
Digital input
Digital input, Pull-down to DGND
M8
TRST
Digital input
Digital input, Pull-down to DGND
1.The dual-function INnLN/DMICCLKn and INnRN/DMICDATn pins default to their respective analog input functions after power-on reset is
completed. The analog input functions are referenced to the MICVDD power domain.
2.The power-up condition of the GPIO pins depends upon whether the pin is actively driven by another device when the CS47L35 starts up. If the pin
is actively driven, the bus keeper maintains this logic level. If the pin is not actively driven, the bus keeper may establish either a Logic 1 or Logic 0
as the default input level.
Table 4-117. Reset Pull-Up/Pull-Down Configuration
Register Address Bit
Label
Default
Description
R6864 (0x1AD0)
AOD_Pad_Ctrl
1 RESET_PU
1
RESET Pull-up enable
0 = Disabled
1 = Enabled
Note: If RESET_PD and RESET_PU are both set, a bus keeper function is enabled on the
RESET pin.
0 RESET_PD
0
RESET Pull-down enable
0 = Disabled
1 = Enabled
Note: If RESET_PD and RESET_PU are both set, a bus keeper function is enabled on the
RESET pin.
Table 4-116. CS47L35 Digital I/O Status in Reset (Cont.)
Power Domain
Pin No
Name
Type
Reset Status



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com