Electronic Components Datasheet Search
  English  ▼

X  

DS0128 Datasheet(PDF) 53 Page - Microsemi Corporation

Part # DS0128
Description  IGLOO2 FPGA and SmartFusion2 SoC FPGA
PDF  140 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROSEMI [Microsemi Corporation]
Direct Link  http://www.microsemi.com
Logo MICROSEMI - Microsemi Corporation

DS0128 Datasheet(HTML) 53 Page - Microsemi Corporation

Back Button DS0128 Datasheet HTML 49Page - Microsemi Corporation DS0128 Datasheet HTML 50Page - Microsemi Corporation DS0128 Datasheet HTML 51Page - Microsemi Corporation DS0128 Datasheet HTML 52Page - Microsemi Corporation DS0128 Datasheet HTML 53Page - Microsemi Corporation DS0128 Datasheet HTML 54Page - Microsemi Corporation DS0128 Datasheet HTML 55Page - Microsemi Corporation DS0128 Datasheet HTML 56Page - Microsemi Corporation DS0128 Datasheet HTML 57Page - Microsemi Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 53 / 140 page
background image
IGLOO2 FPGA and SmartFusion2 SoC FPGA
Microsemi Proprietary and Confidential DS0128 Datasheet Revision 12.0
43
AC Switching Characteristics
Worst-case commercial conditions: TJ = 85 °C, VDD = 1.14 V, worst-case VDDI.
2.3.6.2 Stub-Series Terminated Logic
Stub-Series Terminated Logic (SSTL) for 2.5 V (SSTL2), 1.8 V (SSTL18), and 1.5 V (SSTL15) is
supported in IGLOO2 and SmartFusion2 SoC FPGAs. SSTL2 is defined by JEDEC standard JESD8-9B
and SSTL18 is defined by JEDEC standard JESD8-15. IGLOO2 SSTL I/O configurations are designed to
meet double data rate standards DDR/2/3 for general purpose memory buses. Double data rate
standards are designed to meet their JEDEC specifications as defined by JEDEC standard JESD79F for
DDR, JEDEC standard JESD79-2F for DDR, JEDEC standard JESD79-3D for DDR3, and JEDEC
standard JESD209A for LPDDR.
Table 101 • HSTL Receiver Characteristics for DDRIO I/O Bank with Fixed Code (Input Buffers)
On-Die Termination (ODT)
TPY
Unit
–1
–Std
Pseudo differential
None
1.605
1.888
ns
47.8
1.614
1.898
ns
True differential
None
1.622
1.909
ns
47.8
1.628
1.916
ns
Table 102 • HSTL Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers)
TDP
TZL
TZH
THZ
TLZ
Unit
–1
–Std
–1
–Std
–1
–Std
–1
–Std
–1
–Std
HSTL Class I
Single-ended 2.6
3.059
2.514
2.958
2.514
2.958
2.431
2.86
2.431
2.86
ns
Differential
2.621
3.083
2.648
3.115
2.647
3.113
2.925
3.442
2.923
3.44
ns
HSTL Class II
Single-ended 2.511
2.954
2.488
2.927
2.49
2.93
2.409
2.833
2.411
2.836
ns
Differential
2.528
2.974
2.552
3.003
2.551
3.001
2.897
3.409
2.896
3.408
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com