Electronic Components Datasheet Search
  English  ▼

X  

DS0128 Datasheet(PDF) 77 Page - Microsemi Corporation

Part # DS0128
Description  IGLOO2 FPGA and SmartFusion2 SoC FPGA
PDF  140 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROSEMI [Microsemi Corporation]
Direct Link  http://www.microsemi.com
Logo MICROSEMI - Microsemi Corporation

DS0128 Datasheet(HTML) 77 Page - Microsemi Corporation

Back Button DS0128 Datasheet HTML 73Page - Microsemi Corporation DS0128 Datasheet HTML 74Page - Microsemi Corporation DS0128 Datasheet HTML 75Page - Microsemi Corporation DS0128 Datasheet HTML 76Page - Microsemi Corporation DS0128 Datasheet HTML 77Page - Microsemi Corporation DS0128 Datasheet HTML 78Page - Microsemi Corporation DS0128 Datasheet HTML 79Page - Microsemi Corporation DS0128 Datasheet HTML 80Page - Microsemi Corporation DS0128 Datasheet HTML 81Page - Microsemi Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 77 / 140 page
background image
IGLOO2 FPGA and SmartFusion2 SoC FPGA
Microsemi Proprietary and Confidential DS0128 Datasheet Revision 12.0
67
The following table lists the input data register propagation delays in worst commercial-case conditions
when TJ = 85 °C, VDD = 1.14 V.
Table 219 • Input Data Register Propagation Delays
Parameter
Symbol
Measuring
Nodes
(from, to)1
1.
For the derating values at specific junction temperature and voltage supply levels, see Table 16, page 15 for derating values.
–1
–Std
Unit
Bypass delay of the input register
TIBYP
F, G
0.353
0.415 ns
Clock-to-Q of the input register
TICLKQ
E, G
0.16
0.188 ns
Data setup time for the input register
TISUD
A, E
0.357
0.421 ns
Data hold time for the input register
TIHD
A, E
0
0
ns
Enable setup time for the input register
TISUE
B, E
0.46
0.542 ns
Enable hold time for the input register
TIHE
B, E
0
0
ns
Synchronous load setup time for the input register
TISUSL
D, E
0.46
0.542 ns
Synchronous load hold time for the input register
TIHSL
D, E
0
0
ns
Asynchronous clear-to-Q of the input register (ADn=1)
TIALN2Q
C, G
0.625
0.735 ns
Asynchronous preset-to-Q of the input register (ADn=0)
C, G
0.587
0.69
ns
Asynchronous load removal time for the input register
TIREMALN
C, E
0
0
ns
Asynchronous load recovery time for the input register
TIRECALN
C, E
0.074
0.087 ns
Asynchronous load minimum pulse width for the input register
TIWALN
C, C
0.304
0.357 ns
Clock minimum pulse width high for the input register
TICKMPWH
E, E
0.075
0.088 ns
Clock minimum pulse width low for the input register
TICKMPWL
E, E
0.159
0.187 ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com