| Electronic Components Datasheet Search |
|
DS0128 Datasheet(PDF) 16 Page - Microsemi Corporation |
|
|
|||||||||||||||||||||||||||||
DS0128 Datasheet(HTML) 16 Page - Microsemi Corporation |
|
16 / 140 page ![]() IGLOO2 FPGA and SmartFusion2 SoC FPGA Microsemi Proprietary and Confidential DS0128 Datasheet Revision 12.0 6 2.2 References The following documents are recommended references: • PB0121: IGLOO2 Product Brief • DS0124: IGLOO2 Pin Descriptions • PB0115: SmartFusion2 SoC FPGA Product Brief • DS0115: SmartFusion2 Pin Descriptions All product documentation for IGLOO2 and SmartFusion2 is available at: http://www.microsemi.com/products/fpga-soc/fpga/igloo2-fpga http://www.microsemi.com/products/fpga-soc/soc-fpga/smartfusion2#overview 2.3 Electrical Specifications 2.3.1 Operating Conditions The following table lists the stress limits. Stress applied above the specified limit may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Absolute maximum ratings are stress ratings only; functional operation of the device at these or any other conditions beyond those listed under the recommended operating conditions specified in the following table are not implied. Table 3 • Absolute Maximum Ratings Parameter Symbol Min Max Unit DC core supply voltage. Must always power this pin. VDD –0.3 1.32 V Power supply for charge pumps (for normal operation and programming). Must always power this pin. VPP –0.3 3.63 V Analog power pad for MDDR PLL MSS_MDDR_PLL_VDDA –0.3 3.63 V Analog power pad for MDDR PLL HPMS_MDDR_PLL_VDDA –0.3 3.63 V Analog power pad for FDDR PLL FDDR_PLL_VDDA –0.3 3.63 V Analog power pad for MDDR PLL PLL0_PLL1_MSS_MDDR_VDDA –0.3 3.63 V Analog power pad for MDDR PLL PLL0_PLL1_HPMS_MDDR_VDDA –0.3 3.63 V Analog power pad for PLL0–5 CCC_XX[01]_PLL_VDDA –0.3 3.63 V High supply voltage for PLL SerDes[01] SERDES_[01]_PLL_VDDA –0.3 3.63 V Analog power for SerDes[01] PLL lane0 to lane3. This is a 2.5 V SerDes internal PLL supply. SERDES_[01]_L[0123]_VDDAPLL –0.3 2.75 V TX/RX analog I/O voltage. Low voltage power for the lanes of SerDesIF0. This is a 1.2 V SerDes PMA supply. SERDES_[01]_L[0123]_VDDAIO –0.3 1.32 V PCIe/PCS power supply SERDES_[01]_VDD –0.3 1.32 V DC FPGA I/O buffer supply voltage for MSIO I/O bank VDDIx –0.3 3.63 V DC FPGA I/O buffer supply voltage for MSIOD/DDRIO I/O banks VDDIx –0.3 2.75 V I/O Input voltage for MSIO I/O bank VI –0.3 3.63 V I/O Input voltage for MSIOD/DDRIO I/O bank VI –0.3 2.75 V Analog sense circuit supply of embedded nonvolatile memory (eNVM). Must be shorted to VPP. VPPNVM –0.3 3.63 V Storage temperature1 TSTG –65 150 °C Junction temperature TJ –55 135 °C |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |