| Electronic Components Datasheet Search |
|
UPD9971 Datasheet(PDF) 95 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
UPD9971 Datasheet(HTML) 95 Page - Renesas Technology Corp |
|
95 / 112 page ![]() µPD9971 Data Sheet S17455EJ2V0DS 93 9.5.3 Parallel CPU interface Timing requirements (EVDD = 1.8 V) Parameter Symbol Conditions MIN. TYP. MAX. Unit RD_B width twRD 100 ns WR_B width twWR 40 ns RD_B recovery time trcRD During read access to the sound generator register 30 ns WR_B recovery time trcWR During write access to registers of control register bank 80 ns Data setup time tsuDI WR_B ↑ 50 ns Data hold time thDI WR_B ↑ 0 ns A, CS_B setup time tsuAW WR_B ↑ 50 ns A, CS_B hold time thAW WR_B ↑ 0 ns A, CS_B setup time tsuAR RD_B ↓ 0 ns A, CS_B hold time thAR RD_B ↑ 0 ns Switching characteristics (EVDD = 1.8 V) Parameter Symbol Conditions MIN. TYP. MAX. Unit Data access time 1 taccDO RD_B ↓, Isink = 1 mA 100 ns Data hold time 1 tdDO RD_B ↑, Isink = 1 mA 0 30 ns |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |