PM3350-SW datasheet(153/224 Pages) PMC

153 / 224 page

ELAN 8X10

PM3350 ELAN 8 X10

DATA SHEET

PMC-970109

ISSUE 3

8 PORT ETHERNET SWITCH

PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND PMC-SIERRA, INC. CUSTOMERS ONLY

151

specified local memory address. Contact PMC-Sierra applications support

for additional information, if required.

Bit

Type

Function

Default

Bit 31

R/W

DPE

Bit 30

R/W

SSE

Bit 29

R/W

RMA

Bit 28

R/W

RTA

Bit 27

R/W

STA

Bit 26

DVtim[1]

Bit 25

DVtim[0]

Bit 24

R/W

DPR

Bit 23

FBCap

Bit 22 t o 16

Reserved

0x00

Bit 15 to 10

Reserved

0x00

Bit 9

R/W

FBen

Bit 8

R/W

SEen

Bit 7

Wcyc

Bit 6

R/W

PEen

Bit 5

VPs

Bit 4

MWIen

Bit 3

SCen

Bit 2

R/W

Men

Bit 1

R/W

MSen

Bit 0

ISen

The lower 16 bits of this register make up the Command register which provides

basic control over the PM3350's ability to respond to PCI accesses. When a 0 is

written to all bits in the command register, the PM3350 is logically disconnected

from the PCI bus for all accesses except configuration accesses.

The upper 16-bits are used to record status information for PCI bus related events.

Reads to the status portion of this register behave normally. Writes are slightly

different in that bits can be reset, but not set. A bit is reset whenever the register is

written, and the data in the corresponding bit location is a 1.

ISen:

The I/O Space Enable (ISen) bit is hardwired to zero as the PM3350 does not

implement I/O space.

PM3350-SW Datasheet(PDF) 153 Page - PMC-Sierra, Inc

PM3350-SW Datasheet(HTML) 153 Page - PMC-Sierra, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL