Electronic Components Datasheet Search
  English  ▼

X  

PM3350-SW Datasheet(PDF) 156 Page - PMC-Sierra, Inc

Part # PM3350-SW
Description  8 PORT ETHERNET SWITCH
PDF  224 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM3350-SW Datasheet(HTML) 156 Page - PMC-Sierra, Inc

Back Button PM3350-SW Datasheet HTML 152Page - PMC-Sierra, Inc PM3350-SW Datasheet HTML 153Page - PMC-Sierra, Inc PM3350-SW Datasheet HTML 154Page - PMC-Sierra, Inc PM3350-SW Datasheet HTML 155Page - PMC-Sierra, Inc PM3350-SW Datasheet HTML 156Page - PMC-Sierra, Inc PM3350-SW Datasheet HTML 157Page - PMC-Sierra, Inc PM3350-SW Datasheet HTML 158Page - PMC-Sierra, Inc PM3350-SW Datasheet HTML 159Page - PMC-Sierra, Inc PM3350-SW Datasheet HTML 160Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 156 / 224 page
background image
ELAN 8X10
PM3350 ELAN 8 X10
DATA SHEET
PMC-970109
ISSUE 3
8 PORT ETHERNET SWITCH
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND PMC-SIERRA, INC. CUSTOMERS ONLY
154
sub-class of the device and CCODE[7:0] specify a register specific
programming interface.
Note:
Base Class Code:
0x02
Network Controller
Sub-Class Code:
0x00
Ethernet Network Controller
Register Class Code: 0x00
None defined.
Register 0x0C: Cache Line Size/Latency Timer/Header Type
Bit
Type
Function
Default
Bit 31 to 24
R
BIST[7:0]
0x00
Bit 23 to 16
R
HDTYPE[7:0]
0x00
Bit 15 to 8
R/W
LT[7:0]
0x00 or 0x20
Bit 7 to 0
R/W
CLSIZE[7:0]
0x00
CLSIZE[7:0]:
The Cache Line Size (CLSIZE[7:0]) bits specify the size of the system
cacheline in units of dwords. The PM3350 is not capable of generating the
Memory Write and Invalidate command so this register is hardwired to zeros.
LT[7:0]:
The Latency Timer (LT[7:0]) bits specify, in units of the PCI clock, the value
of the Latency Timer for the PM3350. The value of the LT is application
specific and should be set appropriately by the PCI BIOS at system
initialization.
The default value depends on the PCIRUN bit value set by the state on the
MDATA[31] pin when RST* is de-asserted. If the PCIRUN bit defaults to a
logic 0, the reset the value of LT[7:0] is zero. If the PCIRUN bit defaults to a
logic 1, the reset the value of LT[7:0] is decimal 32.
HDTYPE[6:0]:
The Header Type (HDTYPE[7:0]) bits specify the layout of the first 64 bytes
of the configuration space. Only the 0x00 encoding is supported.
BIST[7:0]:
Built In Self Test (BIST) is not implemented so the register is hardwired to
zero.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com