Electronic Components Datasheet Search
  English  ▼

X  

PM3350-SW Datasheet(PDF) 155 Page - PMC-Sierra, Inc

Part # PM3350-SW
Description  8 PORT ETHERNET SWITCH
PDF  224 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM3350-SW Datasheet(HTML) 155 Page - PMC-Sierra, Inc

Back Button PM3350-SW Datasheet HTML 151Page - PMC-Sierra, Inc PM3350-SW Datasheet HTML 152Page - PMC-Sierra, Inc PM3350-SW Datasheet HTML 153Page - PMC-Sierra, Inc PM3350-SW Datasheet HTML 154Page - PMC-Sierra, Inc PM3350-SW Datasheet HTML 155Page - PMC-Sierra, Inc PM3350-SW Datasheet HTML 156Page - PMC-Sierra, Inc PM3350-SW Datasheet HTML 157Page - PMC-Sierra, Inc PM3350-SW Datasheet HTML 158Page - PMC-Sierra, Inc PM3350-SW Datasheet HTML 159Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 155 / 224 page
background image
ELAN 8X10
PM3350 ELAN 8 X10
DATA SHEET
PMC-970109
ISSUE 3
8 PORT ETHERNET SWITCH
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND PMC-SIERRA, INC. CUSTOMERS ONLY
153
DVtim[1:0]:
The DEVSEL Timing (DVtim) bits specify the allowable timings for the
assertion of DEVSEL* by the PM3350 as a target. These bits are hardwired
to zeros as the PM3350 asserts DEVSEL using fast (1-cycle) response
timing.
STA:
The Signaled Target Abort (STA) bit is hardwired to zero because the
PM3350 will never generate a Target Abort during a slave access cycle.
RTA:
The Received Target Abort (RTA) bit is set high by the PM3350 when as an
initiator, its transaction is terminated by a target abort. The RTA bit is cleared
by the PCI Host.
RMA:
The Received Master Abort (RMA) bit is set high by the PM3350 when as an
initiator, its transaction is terminated by a master abort. The RMA bit is
cleared by the PCI Host.
SSE:
The Signaled System Error (SSE) bit is set high when ever the PM3350
asserts the SERR* output. The SSE bit is cleared by the PCI Host.
DPE:
The Data Parity Error (DPE) bit is set high when ever the PM3350 detects a
parity error, even if parity error handling is disabled by clearing PEen in the
Command register. The DPE bit is cleared by the PCI Host.
Register 0x08: Revision Identifier/Class Code
Bit
Type
Function
Default
Bit 31 to 24
R
CCODE[23:16]
0x02
Bit 23 to 16
R
CCODE[15:8]
0x00
Bit 15 to 8
R
CCODE[7:0]
0x00
Bit 7 to 0
R
REVID[7:0]
0x01
REVID[7:0]:
The Revision Identifier (REVID[7:0]) bits specify a device specific revision
identifier and are chosen by PMC-Sierra.
CCODE[23:0]:
The class code (CCODE[23:0]) bits are divided into three groupings:
CCODE[23:16] define the base class of the device, CCODE[15:8] define the



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com