Electronic Components Datasheet Search
  English  ▼

X  

TMPR3911 Datasheet(PDF) 144 Page - Toshiba Semiconductor

Part # TMPR3911
Description  32-Bit TX System RISC TX39 Family
PDF  462 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TOSHIBA [Toshiba Semiconductor]
Direct Link  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMPR3911 Datasheet(HTML) 144 Page - Toshiba Semiconductor

Back Button TMPR3911 Datasheet HTML 140Page - Toshiba Semiconductor TMPR3911 Datasheet HTML 141Page - Toshiba Semiconductor TMPR3911 Datasheet HTML 142Page - Toshiba Semiconductor TMPR3911 Datasheet HTML 143Page - Toshiba Semiconductor TMPR3911 Datasheet HTML 144Page - Toshiba Semiconductor TMPR3911 Datasheet HTML 145Page - Toshiba Semiconductor TMPR3911 Datasheet HTML 146Page - Toshiba Semiconductor TMPR3911 Datasheet HTML 147Page - Toshiba Semiconductor TMPR3911 Datasheet HTML 148Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 144 / 462 page
background image
Chapter 4 BIU Module
4-44
4.7
BIU Registers
4.7.1
Memory Configuration 0 Register
OFFSET
= $000:
Bit
Label
RESET
Read/Write
31
Reserved
30
ENDCLKOUTTRI
0
R/W
29
DISDQMINIT
0
R/W
28
ENSDRAMPD
0
R/W
27
SHOWDINO
0
R/W
26
ENRMAP2
0
R/W
25
ENRMAP1
0
R/W
24
ENWRINPAGE
0
R/W
23
ENCS3USER
X
R/W
22
ENCS2USER
X
R/W
21
ENCS1USER
X
R/W
20
ENCS1DRAM
X
R/W
19-18
BANK1CONF[1:0]
X
R/W
17-16
BANK0CONF[1:0]
X
R/W
15-14
ROWSEL1[1:0]
X
R/W
13-12
ROWSEL0[1:0]
X
R/W
11-8
COLSEL1[3:0]
X
R/W
7-4
COLSEL0[3:0]
X
R/W
3
CS3SIZE
X
R/W
2
CS2SIZE
X
R/W
1
CS1SIZE
X
R/W
0
CS0SIZE
See Description
R/W
ENDCLKOUTTRI:
Setting this bit will cause the DCLKOUT pin to tri-state when DGRNT* is asserted during
external bus arbitration. Otherwise, DCLKOUT will continue to operate.
DISDQMINIT:
If this bit is a cleared, the DQMH and DQML signals will go high when coming out of power-
down and remain high until the first access to SDRAM. If this bit is set, this function is disabled
and the DQMH and DQML signals will remain low.
ENSDRAMPD:
Setting this bit will cause the BIU to put the SDRAMs into Power Down mode by lowering
DCKE whenever there are no accesses to the SDRAMs for 7 CLK periods.
SHOWDINO:
Setting this bit will cause internal reads and writes by the processor to function registers to show
externally for debug. The RD* signal provides the read or write status, D[31:0] provide the data,
A[12:0] provide the address, and the CARDREG* signal provides a chip select on the rising edge
for sampling the signals.
ENRMAP2:
Setting this bit will enable Address Re-Mapper 2.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com