Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

WM8991 Datasheet(PDF) 147 Page - Wolfson Microelectronics plc

Part # WM8991
Description  Mobile Multimedia CODEC with Dual-Mode Class AB/D Speaker Driver
PDF  174 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8991 Datasheet(HTML) 147 Page - Wolfson Microelectronics plc

Back Button WM8991 Datasheet HTML 143Page - Wolfson Microelectronics plc WM8991 Datasheet HTML 144Page - Wolfson Microelectronics plc WM8991 Datasheet HTML 145Page - Wolfson Microelectronics plc WM8991 Datasheet HTML 146Page - Wolfson Microelectronics plc WM8991 Datasheet HTML 147Page - Wolfson Microelectronics plc WM8991 Datasheet HTML 148Page - Wolfson Microelectronics plc WM8991 Datasheet HTML 149Page - Wolfson Microelectronics plc WM8991 Datasheet HTML 150Page - Wolfson Microelectronics plc WM8991 Datasheet HTML 151Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 147 / 174 page
background image
Pre-Production
WM8991
w
PP, May 2008, Rev 3.1
147
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
7:5
ADC_CLKDIV
[2:0]
000b
ADC Sample Rate Divider
000 = SYSCLK / 1.0
001 = SYSCLK / 1.5
010 = SYSCLK / 2.0
011 = SYSCLK / 3.0
100 = SYSCLK / 4.0
101 = SYSCLK / 5.5
110 = SYSCLK / 6.0
111= Reserved
4:2
DAC_CLKDIV
[2:0]
000b
DAC Sample Rate Divider
000 = SYSCLK / 1.0
001 = SYSCLK / 1.5
010 = SYSCLK / 2.0
011 = SYSCLK / 3.0
100 = SYSCLK / 4.0
101 = SYSCLK / 5.5
110 = SYSCLK / 6.0
111= Reserved
1:0
00b
Reserved - Do Not Change
15
AIF_MSTR1
0b
Audio Interface 1 Master Mode Select
0 = Slave mode
1 = Master mode
14
AIF_MSTR2
0b
Audio Interface 2 Master Mode Select
0 = Slave mode
1 = Master mode
13
AIF_SEL
0b
Audio Interface Select
0 = Audio interface 1
1 = Audio interface 2 (GPIO3/BCLK2, GPIO4/DACLRC2,
GPIO5/DACDAT2)
12
0b
Reserved - Do Not Change
11
ADCLRC_DIR
0b
ADCLRC Direction
(Forces ADCLRC clock to be output in slave mode)
0 = ADCLRC normal operation
1 = ADCLRC clock output enabled
R08 (08h)
Audio
Interface (3)
10:0
ADCLRC_RATE
[10:0]
040h
ADCLRC Rate
ADCLRC clock output = BCLK / ADCLRC_RATE
Integer (LSB = 1)
Valid from 8..2047
15
ALRCGPIO1
0b
ADCLRC/GPIO1 Pin Function Select
0 = ADCLRC pin
1 = GPIO1 pin (ADCLRC connected to DACLRC internally)
14
ALRCBGPIO6
0b
GPIO6/ADCLRCB Pin Function Select
0 = GPIO6 pin
1 = Inverted ADCLRC clock output
13
AIF_TRIS
0b
Audio Interface and GPIO Tristate
0 = Audio interface and GPIO pins operate normally
1 = Tristate all audio interface and GPIO pins
12
0b
Reserved - Do Not Change
R09 (09h)
Audio
Interface (4)
11
DACLRC_DIR
0b
DACLRC Direction
(Forces DACLRC clock to be output in slave mode)
0 = DACLRC normal operation
1 = DACLRC clock output enabled



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com