Electronic Components Datasheet Search
  English  ▼

X  

LAN9313 Datasheet(PDF) 158 Page - SMSC Corporation

Part # LAN9313
Description  Three Port 10/100 Managed Ethernet Switch with MII
PDF  398 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SMSC [SMSC Corporation]
Direct Link  http://www.smsc.com
Logo SMSC - SMSC Corporation

LAN9313 Datasheet(HTML) 158 Page - SMSC Corporation

Back Button LAN9313 Datasheet HTML 154Page - SMSC Corporation LAN9313 Datasheet HTML 155Page - SMSC Corporation LAN9313 Datasheet HTML 156Page - SMSC Corporation LAN9313 Datasheet HTML 157Page - SMSC Corporation LAN9313 Datasheet HTML 158Page - SMSC Corporation LAN9313 Datasheet HTML 159Page - SMSC Corporation LAN9313 Datasheet HTML 160Page - SMSC Corporation LAN9313 Datasheet HTML 161Page - SMSC Corporation LAN9313 Datasheet HTML 162Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 158 / 398 page
background image
Three Port 10/100 Managed Ethernet Switch with MII
Datasheet
Revision 1.2 (04-08-08)
158
SMSC LAN9313/LAN9313i
DATASHEET
13.1.2.3
General Purpose I/O Interrupt Status and Enable Register (GPIO_INT_STS_EN)
This read/write register contains the GPIO interrupt status bits.
Writing a 1 to any of the interrupt status bits acknowledges and clears the interrupt. If enabled, these
interrupt bits are cascaded into bit 12 (GPIO) of the Interrupt Status Register (INT_STS). Writing a 1
to any of the interrupt enable bits will enable the corresponding interrupt as a source. Status bits will
still reflect the status of the interrupt source regardless of whether the source is enabled as an interrupt
in this register. Bit 12 (GPIO_EN) of the Interrupt Enable Register (INT_EN) must also be set in order
for an actual system level interrupt to occur. Refer to Chapter 5, "System Interrupts," on page 52 for
additional information.
Offset:
1E8h
Size:
32 bits
BITS
DESCRIPTION
TYPE
DEFAULT
31:28
RESERVED
RO
-
27:16
GPIO Interrupt Enable[11:0] (GPIO[11:0]_INT_EN)
When set, these bits enable the corresponding GPIO interrupt.
Note:
The GPIO interrupts must also be enabled via bit 12 (GPIO_EN) of
the Interrupt Enable Register (INT_EN) in order to cause the
interrupt pin (IRQ) to be asserted.
R/W
0h
15:12
RESERVED
RO
-
11:0
GPIO Interrupt[11:0] (GPIO[11:0]_INT)
These signals reflect the interrupt status as generated by the GPIOs. These
interrupts are configured through the General Purpose I/O Configuration
Register (GPIO_CFG).
Note:
As GPIO interrupts, GPIO inputs are level sensitive and must be
active greater than 40 nS to be recognized as interrupt inputs.
R/WC
0h



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com