HD64F36049 datasheet(60/562 Pages) RENESAS

60 / 562 page

Section 2 CPU

Rev. 3.00 Mar. 15, 2006 Page 28 of 526

REJ09B0060-0300

2.5

Addressing Modes and Effective Address Calculation

2.5.1

Addressing Modes

The H8/300H CPU supports the eight addressing modes listed in table 2.10. Each instruction uses

a subset of these addressing modes. Addressing modes that can be used differ depending on the

instruction. For details, refer to appendix A.4, Combinations of Instructions and Addressing

Modes.

Arithmetic and logic instructions can use the register direct and immediate modes. Data transfer

instructions can use all addressing modes except program-counter relative and memory indirect.

Bit-manipulation instructions use register direct, register indirect, or the absolute addressing mode

(@aa:8) to specify an operand, and register direct (BSET, BCLR, BNOT, and BTST instructions)

or immediate (3-bit) addressing mode to specify a bit number in the operand.

Table 2.10

Addressing Modes

No.

Addressing Mode

Symbol

@ERn

@(d:16,ERn)/@(d:24,ERn)

@ERn+

@–ERn

Absolute address

@aa:8/@aa:16/@aa:24

Immediate

#xx:8/#xx:16/#xx:32

Program-counter relative

@(d:8,PC)/@(d:16,PC)

Memory indirect

@@aa:8

The register field of the instruction specifies an 8-, 16-, or 32-bit general register containing the

operand. R0H to R7H and R0L to R7L can be specified as 8-bit registers. R0 to R7 and E0 to E7

can be specified as 16-bit registers. ER0 to ER7 can be specified as 32-bit registers.

The register field of the instruction code specifies an address register (ERn), the lower 24 bits of

which contain the address of the operand on memory.

HD64F36049 Datasheet(PDF) 60 Page - Renesas Technology Corp