Electronic Components Datasheet Search
  English  ▼

X  

HD64F36049 Datasheet(PDF) 66 Page - Renesas Technology Corp

Part # HD64F36049
Description  Renesas 16-Bit Single-Chip Microcomputer H8 Family / H8/300H Tiny Series
PDF  562 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD64F36049 Datasheet(HTML) 66 Page - Renesas Technology Corp

Back Button HD64F36049 Datasheet HTML 62Page - Renesas Technology Corp HD64F36049 Datasheet HTML 63Page - Renesas Technology Corp HD64F36049 Datasheet HTML 64Page - Renesas Technology Corp HD64F36049 Datasheet HTML 65Page - Renesas Technology Corp HD64F36049 Datasheet HTML 66Page - Renesas Technology Corp HD64F36049 Datasheet HTML 67Page - Renesas Technology Corp HD64F36049 Datasheet HTML 68Page - Renesas Technology Corp HD64F36049 Datasheet HTML 69Page - Renesas Technology Corp HD64F36049 Datasheet HTML 70Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 66 / 562 page
background image
Section 2 CPU
Rev. 3.00 Mar. 15, 2006 Page 34 of 526
REJ09B0060-0300
2.6.2
On-Chip Peripheral Modules
On-chip peripheral modules are accessed in two states or three states. The data bus width is 8 bits
or 16 bits depending on the register. For details on the data bus width and number of accessing
states of each register, refer to section 22, List of Registers. Registers with 16-bit data bus width
can be accessed by word size only. Registers with 8-bit data bus width can be accessed by byte or
word size. When a register with 8-bit data bus width is accessed by word size, access is completed
in two cycles. In two-state access, the operation timing is the same as that for on-chip memory.
Figure 2.10 shows the operation timing in the case of three-state access to an on-chip peripheral
module.
T1 state
Bus cycle
Internal
address bus
Internal
read signal
Internal
data bus
(read access)
Internal
write signal
Read data
Address
Internal
data bus
(write access)
T2 state
T3 state
Write data
φ or φ SUB
Figure 2.10 On-Chip Peripheral Module Access Cycle (3-State Access)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com