Electronic Components Datasheet Search
  English  ▼

X  

HD64F36049 Datasheet(PDF) 98 Page - Renesas Technology Corp

Part # HD64F36049
Description  Renesas 16-Bit Single-Chip Microcomputer H8 Family / H8/300H Tiny Series
PDF  562 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD64F36049 Datasheet(HTML) 98 Page - Renesas Technology Corp

Back Button HD64F36049 Datasheet HTML 94Page - Renesas Technology Corp HD64F36049 Datasheet HTML 95Page - Renesas Technology Corp HD64F36049 Datasheet HTML 96Page - Renesas Technology Corp HD64F36049 Datasheet HTML 97Page - Renesas Technology Corp HD64F36049 Datasheet HTML 98Page - Renesas Technology Corp HD64F36049 Datasheet HTML 99Page - Renesas Technology Corp HD64F36049 Datasheet HTML 100Page - Renesas Technology Corp HD64F36049 Datasheet HTML 101Page - Renesas Technology Corp HD64F36049 Datasheet HTML 102Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 98 / 562 page
background image
Section 4 Address Break
Rev. 3.00 Mar. 15, 2006 Page 66 of 526
REJ09B0060-0300
4.1.2
Address Break Status Register (ABRKSR)
ABRKSR consists of the address break interrupt flag and the address break interrupt enable bit.
Bit
Bit Name
Initial
Value
R/W
Description
7
ABIF
0
R/W
Address Break Interrupt Flag
[Setting condition]
When the condition set in ABRKCR is satisfied
[Clearing condition]
When 0 is written after ABIF=1 is read
6
ABIE
0
R/W
Address Break Interrupt Enable
When this bit is 1, an address break interrupt request
is enabled.
5 to 0
All 1
Reserved
These bits are always read as 1.
4.1.3
Break Address Registers E, H, L (BARE, BARH, BARL)
BAR (BARE, BARH, BARL) is a 24-bit readable/writable register that sets the address for
generating an address break interrupt. The initial value of this register is H'FFFFFF. When setting
the address break condition to the instruction execution cycle, set the first byte address of the
instruction.
4.1.4
Break Data Registers H, L (BDRH, BDRL)
BDR (BDRH, BDRL) is a 16-bit readable/writable register that sets the data for generating an
address break interrupt. BDRH is compared with the upper 8-bit data bus. BDRL is compared with
the lower 8-bit data bus. When memory or registers are accessed by byte, the upper 8-bit data bus
is used for even and odd addresses in the data transmission. Therefore, comparison data must be
set in BDRH for byte access. For word access, the data bus used depends on the address. See
section 4.1.1, Address Break Control Register (ABRKCR), for details. The initial value of this
register is undefined.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com