| Electronic Components Datasheet Search |
|
SH7101 Datasheet(PDF) 57 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
SH7101 Datasheet(HTML) 57 Page - Renesas Technology Corp |
|
57 / 486 page ![]() 2. CPU Rev.2.00 Sep. 27, 2007 Page 23 of 448 REJ09B0394-0200 Addressing Mode Instruction Format Effective Address Calculation Equation PC relative addressing Rn The effective address is the sum of the register PC and Rn. PC Rn PC + Rn + PC + Rn Immediate addressing #imm:8 The 8-bit immediate data (imm) for the TST, AND, OR, and XOR instructions is zero-extended. ⎯ #imm:8 The 8-bit immediate data (imm) for the MOV, ADD, and CMP/EQ instructions is sign-extended. ⎯ #imm:8 The 8-bit immediate data (imm) for the TRAPA instruction is zero-extended and then quadrupled. ⎯ |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |