Electronic Components Datasheet Search
  English  ▼

X  

SH7101 Datasheet(PDF) 8 Page - Renesas Technology Corp

Part # SH7101
Description  32-Bit RISC Microcomputer
PDF  486 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7101 Datasheet(HTML) 8 Page - Renesas Technology Corp

Back Button SH7101 Datasheet HTML 4Page - Renesas Technology Corp SH7101 Datasheet HTML 5Page - Renesas Technology Corp SH7101 Datasheet HTML 6Page - Renesas Technology Corp SH7101 Datasheet HTML 7Page - Renesas Technology Corp SH7101 Datasheet HTML 8Page - Renesas Technology Corp SH7101 Datasheet HTML 9Page - Renesas Technology Corp SH7101 Datasheet HTML 10Page - Renesas Technology Corp SH7101 Datasheet HTML 11Page - Renesas Technology Corp SH7101 Datasheet HTML 12Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 486 page
background image
Rev.2.00 Sep. 27, 2007 Page viii of xxxiv
REJ09B0394-0200
Item
Page
Revision (See Manual for Details)
8.4.4 Cascaded
Operation
Figure 8.18 Cascaded
Operation Setting
Procedure
149
Figure amended
[1] Set bits TPSC2 to TPSC0 in the channel 1
TCR to B'111 to select TCNT_2 overflow/ underflow
counting.
8.4.8 Complementary
PWM Mode
Example of
Complementary PWM
Mode Setting
Procedure:
170
Description amended
10. Set enabling/disabling of PWM waveform output pin output
in the timer output master enable register (TOER).
11. Set bits CST3 and CST4 in TSTR to 1 simultaneously to
start the count operation.
Complementary PWM
Mode Output Protection
Function:
192
Description amended
• Register and counter miswrite prevention function
With the exception of the buffer registers, which can be
rewritten at any time, access by the CPU can be enabled or
disabled for the mode registers, control registers, compare
registers, and counters used in complementary PWM mode by
means of bit 13 in the bus controller's bus control register 1
(BCR1). Some registers in channels 3 and 4 concerned are
listed below: total 21 registers of TCR_3 and TCR_4; TMDR_3
and TMDR_4; TIORH_3 and TIORH_4; TIORL_3 and
TIORL_4; TIER_3 and TIER_4; TCNT_3 and TCNT_4;
TGRA_3 and TGRA_4; TGRB_3 and TGRB_4; TOER; TOCR;
TGCR; TCDR; and TDDR. This function enables the CPU to
prevent miswriting due to the CPU runaway by disabling CPU
access to the mode registers, control registers, and counters. In
access disabled state, an undefined value is read from the
registers concerned, and cannot be modified.
8.5.1 Interrupts and
Priorities
Underflow Interrupt:
194
Description amended
An interrupt is requested if the TCIEU bit in TIER is set to 1
when the TCFU flag in TSR is set to 1 by the occurrence of
TCNT underflow on a channel. The interrupt request is cleared
by clearing the TCFU flag to 0. The MTU has two underflow
interrupts, one each for channels 1 and 2.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com