SH7101 datasheet(87/486 Pages) RENESAS

87 / 486 page

5. Exception Processing

Rev.2.00 Sep. 27, 2007 Page 53 of 448

REJ09B0394-0200

Section 5 Exception Processing

5.1

Overview

5.1.1

Types of Exception Processing and Priority

Exception processing is started by four sources: resets, address errors, interrupts and instructions

and have the priority, as shown in table 5.1. When several exception processing sources occur at

once, they are processed according to the priority.

Table 5.1

Types of Exception Processing and Priority

Exception

Source

Priority

Reset

Power-on reset

High

Manual reset

Address error

CPU address error

Interrupt

NMI

IRQ

On-chip peripheral

modules:

• Multifunction timer unit (MTU)

• A/D converter 0 and 1 (A/D0, A/D1)

• Compare match timer 0 and 1 (CMT0, CMT1)

• Watchdog timer (WDT)

• Input/output port (I/O) (MTU)

• Serial communication interface 2 and 3 (SCI2,

SCI3)

Instructions

Trap instruction (TRAPA instruction)

General illegal instructions (undefined code)

Illegal slot instructions (undefined code placed directly after a delayed

branch instruction*

1 or instructions that rewrite the PC*2)

Low

Notes: 1. Delayed branch instructions: JMP, JSR, BRA, BSR, RTS, RTE, BF/S, BT/S, BSRF, and

BRAF.

2. Instructions that rewrite the PC: JMP, JSR, BRA, BSR, RTS, RTE, BT, BF, TRAPA,

BF/S, BT/S, BSRF, and BRAF.

SH7101 Datasheet(PDF) 87 Page - Renesas Technology Corp

SH7101 Datasheet(HTML) 87 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL