Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

R8C/15 Datasheet(PDF) 179 Page - Renesas Technology Corp

Part # R8C/15
Description  16-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / R8C/Tiny SERIES
PDF  277 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R8C/15 Datasheet(HTML) 179 Page - Renesas Technology Corp

Back Button R8C/15 Datasheet HTML 175Page - Renesas Technology Corp R8C/15 Datasheet HTML 176Page - Renesas Technology Corp R8C/15 Datasheet HTML 177Page - Renesas Technology Corp R8C/15 Datasheet HTML 178Page - Renesas Technology Corp R8C/15 Datasheet HTML 179Page - Renesas Technology Corp R8C/15 Datasheet HTML 180Page - Renesas Technology Corp R8C/15 Datasheet HTML 181Page - Renesas Technology Corp R8C/15 Datasheet HTML 182Page - Renesas Technology Corp R8C/15 Datasheet HTML 183Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 179 / 277 page
background image
R8C/14 Group, R8C/15 Group
15. Clock Synchronous Serial I/O with Chip Select (SSU)
Rev.2.10
Jan 19, 2006
Page 167 of 253
REJ09B0164-0210
15.6.4
SCS Pin Control and Arbitration
When setting the SSUMS bit in the SSMR2 register to “1” (4-wire bus communication mode).and the
CSS1 bit in the SSMR2 register to “1” (functions as SCS output pin), Set the MSS bit in the SSCRH
register to “1” (operates as a master device) and check the arbitration of the SCS pin before starting
serial transfer. If the SSU detects that the synchronized internal SCS signal is held “L” in this period,
the CE bit in the SSSR register to “1” (a conflict error occurs) and the MSS bit is automatically set to
“0” (operates as a slave device).
Figure 15.20 shows an Arbitration Check Timing.
A future transmit operation is not performed while the CE bit is set to “1”. Set the CE bit to “0” (a
conflict error does not occur) before a transmit is started.
Figure 15.20
Arbitration Check Timing
Data Write to
SSTDR Register
Maximum Time of SCS Internal
Synchronization
During Arbitration Detection
High-Impedance
SCS Input
Internal SCS
(Synchronization)
MSS Bit in
SSCRH Register
Transfer Start
CE
SCS Output
“0”
“1”



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com