R8CSLASH15 datasheet(211/277 Pages) RENESAS

211 / 277 page

R8C/14 Group, R8C/15 Group

18. Flash Memory Version

Rev.2.10

Jan 19, 2006

Page 199 of 253

REJ09B0164-0210

Figure 18.5 shows the FMR0 Register. Figure 18.6 shows the FMR1 and FMR4 Registers.

18.4.2.1

FMR00 Bit

This bit indicates the operating status of the flash memory. The bit is “0” during programming, erasing,

or erase-suspend mode; otherwise, the bit is “1”.

18.4.2.2

FMR01 Bit

The microcomputer is made ready to accept commands by setting the FMR01 bit to “1” (CPU rewrite

mode).

18.4.2.3

FMR02 Bit

The Block1 and Block0 do not accept the Program and Block Erase commands if the FMR02 bit is set

to “0” (rewrite disabled).

The Block0 and Block1 are controlled rewriting in the FMR15 and FMR16 bits if the FMR02 bit is set

to “1” (rewrite enabled).

18.4.2.4

FMSTP Bit

This bit is provided for initializing the flash memory control circuits, as well as for reducing the amount

of current consumed in the flash memory. The flash memory is disabled against access by setting the

FMSTP bit to “1”. Therefore, the FMSTP bit must be written to by a program in other than the flash

memory.

In the following cases, set the FMSTP bit to “1”:

• When flash memory access resulted in an error while erasing or programming in EW0 mode

(FMR00 bit not reset to “1” (ready))

• When entering on-chip oscillator mode (main clock stop)

Figure 18.10 shows a flow chart to be followed before and after entering on-chip oscillator mode

(main clock stop). Note that when going to stop or wait mode while the CPU rewrite mode is disabled,

the FMR0 register does not need to be set because the power for the flash memory is automatically

turned off and is turned back on again after returning from stop or wait mode.

18.4.2.5

FMR06 Bit

This is a read-only bit indicating the status of auto program operation. The bit is set to “1” when a

program error occurs; otherwise, it is cleared to “0”. For details, refer to the description of the 18.4.5

Full Status Check

18.4.2.6

FMR07 Bit

This is a read-only bit indicating the status of auto erase operation. The bit is set to “1” when an erase

error occurs; otherwise, it is set to “0”. Refer to 18.4.5 Full Status Check for the details.

18.4.2.7

FMR11 Bit

Setting this bit to “1” (EW1 mode) places the microcomputer in EW1 mode.

18.4.2.8

FMR15 Bit

When the FMR02 bit is set to “1” (rewrite enabled) and the FMR15 bit is set to “0” (rewrite enabled),

the Block0 accepts the program command and block erase command.

18.4.2.9

FMR16 Bit

When the FMR02 bit is set to “1” (rewrite enabled) and the FMR16 bit is set to “0” (rewrite enabled),

the Block1 accepts the program command and block erase command.

R8C/15 Datasheet(PDF) 211 Page - Renesas Technology Corp

R8C/15 Datasheet(HTML) 211 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL