3886 datasheet(77/380 Pages) RENESAS

77 / 380 page

HARDWARE

1-52

3886 Group User’s Manual

START/STOP

condition

control register

Oscillation

frequency

f(XIN) (MHz)

Fig. 48 Address data communication format

Fig. 47 Structure of I2C START/STOP condition control register

Note: Do not set “000002” or an odd number to the START/STOP condition set bit (SSC4 to SSC0).

Table 16 Recommended set value to START/STOP condition set bits (SSC4–SSC0) for each oscillation frequency

Main clock

divide ratio

System

clock

(MHz)

SCL release time

(

µs)

Setup time

(

µs)

Hold time

(

µs)

XXX11110

XXX11010

XXX11000

XXX00100

XXX01100

XXX01010

XXX00100

3.2

µs (16 cycles)

3.5

µs (14 cycles)

3.25

µs (13 cycles)

3.0

µs (3 cycles)

3.5

µs (7 cycles)

3.0

µs (6 cycles)

3.0

µs (3 cycles)

6.2

µs (31 cycles)

6.75

µs (27 cycles)

6.25

µs (25 cycles)

5.0

µs (5 cycles)

6.5

µs (13 cycles)

5.5

µs (11 cycles)

5.0

µs (5 cycles)

3.0

µs (15 cycles)

3.25

µs (13 cycles)

3.0

µs (12 cycles)

2.0

µs (2 cycles)

3.0

µs (6 cycles)

2.5

µs (5 cycles)

2.0

µs (2 cycles)

FUNCTIONAL DESCRIPTION

STSP

SEL

I2C START/STOP condition

control register

START/STOP condition set bit

SCL/SDA interrupt pin polarity

selection bit

0 :Falling edge active

1 :Rising edge active

SCL/SDA interrupt pin selection bit

0 :SDA valid

1 :SCL valid

START/STOP condition generating

selection bit

0 :Setup/Hold time short mode

1 :Setup/Hold time long mode

SIS SIP SSC4SSC3SSC2SSC1SSC0

(S2D : address 001716)

SSlave addressR/W

ADataA

Data

A/A

7 bits

“0”

1 to 8 bits1 to 8 bits

(1) A master-transmitter transmits data to a slave-receiver

Slave address R/W

ADataA

Data

7 bits

“1”

1 to 8 bits

(2) A master-receiver receives data from a slave-transmitter

Slave address

1st 7 bits

R/W

7 bits

“0”

8 bits

(3) A master-transmitter transmits data to a slave-receiver with a 10-bit address

Slave address

2nd bytes

Data

AData

A/A

1 to 8 bits1 to 8 bits

Slave address

1st 7 bits

R/W

7 bits

“0”

8 bits

(4) A master-receiver receives data from a slave-transmitter with a 10-bit address

Slave address

2nd bytes

AData

Slave address

1st 7 bits

R/W

Data

S : START condition

A : ACK bit

Sr : Restart condition

P : STOP condition

R/W : Read/Write bit

7 bits

“1”

1 to 8 bits

3886 Datasheet(PDF) 77 Page - Renesas Technology Corp

3886 Datasheet(HTML) 77 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL