Electronic Components Datasheet Search
  English  ▼

X  

AM3892 Datasheet(PDF) 165 Page - Texas Instruments

Click here to check the latest version.
Part # AM3892
Description  AM389x Sitara ARM Microprocessors (MPUs)
PDF  299 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

AM3892 Datasheet(HTML) 165 Page - Texas Instruments

Back Button AM3892 Datasheet HTML 161Page - Texas Instruments AM3892 Datasheet HTML 162Page - Texas Instruments AM3892 Datasheet HTML 163Page - Texas Instruments AM3892 Datasheet HTML 164Page - Texas Instruments AM3892 Datasheet HTML 165Page - Texas Instruments AM3892 Datasheet HTML 166Page - Texas Instruments AM3892 Datasheet HTML 167Page - Texas Instruments AM3892 Datasheet HTML 168Page - Texas Instruments AM3892 Datasheet HTML 169Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 165 / 299 page
background image
AM3894
AM3892
www.ti.com
SPRS681A – OCTOBER 2010 – REVISED MARCH 2011
8.3.2.4
Compatible JEDEC DDR3 Devices
Table 8-15 shows the parameters of the JEDEC DDR3 devices that are compatible with this interface.
Generally, the DDR3 interface is compatible with DDR3-1600 devices in the x8 or x16 widths.
Table 8-15. Compatible JEDEC DDR3 Devices
NO.
PARAMETER
MIN
MAX
UNIT
1
JEDEC DDR3 device speed grade(1)
DDR3-800
DDR3-1600
2
JEDEC DDR3 device bit width
x8
x16
Bits
3
JEDEC DDR3 device count(2)
2
8
Devices
(1)
DDR3 speed grade depends on desired clock rate. Data rate is 2x the clock rate. For DDR3-1600, the clock rate is 800 MHz.
(2)
For valid DDR3 device configurations and device counts, see Section 8.3.2.3, Figure 8-13, and Figure 8-14.
8.3.2.5
PCB Stackup
The minimum stackup for routing the DDR3 interface is a four-layer stack up as shown in Table 8-16.
Additional layers may be added to the PCB stackup to accommodate other circuitry, enhance SI/EMI
performance, or to reduce the size of the PCB footprint. A six-layer stackup is shown in Table 8-17.
Complete stackup specifications are provided in Table 8-18.
Table 8-16. Minimum PCB Stackup
LAYER
TYPE
DESCRIPTION
1
Signal
Top routing mostly vertical
2
Plane
Split power plane
3
Plane
Full ground plane
4
Signal
Bottom routing mostly horizontal
Table 8-17. Six-Layer PCB Stackup Suggestion
LAYER
TYPE
DESCRIPTION
1
Signal
Top routing mostly vertical
2
Plane
Ground
3
Plane
Split power plane
4
Plane
Split power plane or Internal routing
5
Plane
Ground
6
Signal
Bottom routing mostly horizontal
Copyright © 2010–2011, Texas Instruments Incorporated
Peripheral Information and Timings
165
Submit Documentation Feedback
Product Folder Link(s): AM3894 AM3892



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com