AM3892 datasheet(161/299 Pages) TI

161 / 299 page

DDR_CLK

AM3894

AM3892

www.ti.com

SPRS681A – OCTOBER 2010 – REVISED MARCH 2011

Table 8-12. DQS and DQ Routing Specification

NO.

PARAMETER

MIN

TYP

MAX

UNIT

Center-to-center DQS-DQSn spacing in E0|E1|E2|E3

DQS-DQSn skew in E0|E1|E2|E3

Mils

Center-to-center DQS to other DDR2 trace spacing(1)

DQS/DQ nominal trace length (2)(3)(4)

DQLM-50

DQLM

DQLM+50

Mils

DQ-to-DQS skew length mismatch(2)(3)(4)

100

Mils

DQ-to-DQ skew length mismatch(2)(3)(4)

100

Mils

DQ-to-DQ/DQS via count mismatch(2)(3)(4)

Vias

Center-to-center DQ to other DDR2 trace spacing(1)(5)

Center-to-center DQ to other DQ trace spacing(1)(6)(7)

DQ/DQS E skew length mismatch(2)(3)(4)

100

Mils

(1)

Center-to-center spacing is allowed to fall to minimum (w) for up to 500 mils of routed length to accommodate BGA escape and routing

congestion.

(2)

A 16-bit DDR memory system has two sets of data net classes; one for data byte 0, and one for data byte 1, each with an associated

DQS (2 DQSs) per DDR EMIF used.

(3)

A 32-bit DDR memory system has four sets of data net classes; one each for data bytes 0 through 3, and each associated with a DQS

(4 DQSs) per DDR EMIF used.

(4)

There is no need, and it is not recommended, to skew match across data bytes; i.e., from DQS0 and data byte 0 to DQS1 and data

byte 1.

(5)

DQs from other DQS domains are considered other DDR2 trace.

(6)

DQs from other data bytes are considered other DDR2 trace.

(7)

DQLM is the longest Manhattan distance of each of the DQS and DQ net classes.

8.3.2

DDR3 Routing Guidelines

CAUTION

The DDR3 Routing Guidelines are preliminary and are being verified by design

simulations.

8.3.2.1

Board Designs

TI only supports board designs utilizing DDR3 memory that follow the guidelines in this document. The

switching characteristics and timing diagram for the DDR3 memory controller are shown in Table 8-13 and

Figure 8-12.

Table 8-13. Switching Characteristics Over Recommended Operating Conditions for DDR3 Memory

Controller

-1G

NO.

PARAMETER

UNIT

MIN

MAX

tc(DDR_CLK)

Cycle time, DDR_CLK

1.25

3.3(1)

(1)

This is the absolute maximum the clock period can be. Actual maximum clock period may be limited by DDR3 speed grade and

operating frequency (see the DDR3 memory device data sheet).

Figure 8-12. DDR3 Memory Controller Clock Timing

Peripheral Information and Timings

161

Submit Documentation Feedback

Product Folder Link(s): AM3894 AM3892

AM3892 Datasheet(PDF) 161 Page - Texas Instruments

AM3892 Datasheet(HTML) 161 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL